

SiW-ECAL Status

Vincent Boudry


Institut Polytechnique de Paris

for the SiW-ECAL groups



DRD6 3rd collaboration meeting
01/04/25 @ IJCLab


Intro | SiW-ECAL in WP1 side meeting | Orsay, 01/04/2025





NUCLÉAIRE
 & PARTICULES


Vincent.Boudry@in2p3.fr

Design Constraints






'dead space free'
Carbon Fibre-W
Structure



Technological (now)

- Embedded electronics
 - Power-Pulsed, Auto-Trig, delayed RO
 - $S/N = (MPV/\sigma_{Noise}) \geq \sim 12$ (trig)
- Compatible w/ 8+ modules-slab
- 5x5 mm² on 320–650m 9x9 cm² x 26–30 layers
 - 8k (slab) ~ 30k (calo) channels



Pilote

- 1M
- on 725μm 12x12 cm² 8" Wafers ?
- Pre-industrial building
- Full integration (> cooling)
- Final ASIC

Full Detector

70M channels

**'Almost ready' for LC
To be revisited for CC**

We are
here

Physical (2005-11)

- 1x1 cm² on 500μm 6x6 cm²
Pad glued on PCB
Floating GR
- x 30 layers (10k chan).
- External readout
- Proof of principe




Technological Prototype Beam test at DESY & CERN




FEV10, 11, 12

- BGA packaging
- Incremental modifications
- From v10 -> v12
- Main “Working horses” since 2014



FEV-COB

- Chip-On-Board : ASICs wirebonded in cavities
 - Thinner than FEV with BGA
- Based on FEV11
 - External connectivity compatible




FEV13


- BGA packaging
 - Improved routing
 - Local power storage
 - Different external connectivity

Pedestal widths, 1st memory cells, per asic


COB



FEV12




FEV13



- (Average $\pm$ Standard Deviation) of Sigmas for all 64 channels in the same chip
- Latest PCBs, with optimized routing of power distribution shows better behavior
- Slightly larger spread on COB due to a near lack of decoupling capacitors


2022 DESY & CERN BT

- We have good layers ...
 - Homogeneous response to MIPs over layer surface
 - Here white cells are masked cells due to PCB routing
 - Understood and will be corrected




... and not so good layers

- Inhomogeneous response to MIPs
 - Partially even no response at all, in particular at the wafer boundaries
 - To be understood, may require dedicated aging studies
 - Have since last week access to the different stages of the ASICs
 - => major debugging tool
 - In any case less good layers will be replaced in coming months



Masking Beam profiling



Yuichi Okugawa (PhD in Feb. 2024)




Fig. Simulation e- 100 GeV




Fig. Reconstructed e- 100 GeV

New FE boards (2023)



Improvements:

- Power distributions
 - Local LV power regulation: LDO's
 - Local HV filtering & Supply
- Signal distribution (buffering), data paths
- Monitoring (single ID, temp, probe analogue line)
- ASIC shielding/routing


Status:

- Noise uniformity dramatically improved (ex: outliers in thr. / 20)
- version 2.1 produced
 - 4 cabled, 2nd metrology, 2 equipped with sensors (Fev'25)

Single channel →
the fault on the
ASIC/package



Pedestal measurements vs. Ch# + Mem# × 100)




Hybridization studies (2024): How to assemble silicon sensors & PCB ?

See Adrián's presentation in
side SiW-ECAL meeting
for a complete overview


Revisiting gluing (IFIC, IJClab, DMLAB)

- PCB metrology
 - Bef. & After curing & soldering
- Glue formula & preparation
- Gluing methods
 - Robot
 - Stencil
- Reenforcement
 - Filling glue
 - Adhesive films

IJClab (méca)




Conductive glue + filling
(~invisible) on a glass plate




Flatness of PCB

ISOMETRIC VIEW



ISOMETRIC VIEW

IFIC (optical)



Same PCB before / after 10-day dry storage




Measurements by C. Orero, IFIC



Puncturated
adhesive film (**DMLab**)
+
conductive glue dots

ASU2025_001 + 002 (2025)





Metrology of PCBs

► We could not do conclusive metrologies of the PCBs upon reception

- Small differences between FEV2.0 and 2.1 and w/ w/o components which make the tools available not suitable... we aim for precision mechanics, we require detailed mechanics models and designs
- At arrival + after drying, requires at least 1 month of time for the full process. → so we decided to dry them before having the definitive tooling (which took some time to be produced)





HV-Kapton






► Metrologies after drying them – FEV2.1 id3 – “flatness” of 145um

File: 20250115_12.53_FEV2.1_id3_JIGALU_optic_AfterSubtraction
Flatness (raw) = 164um
Flatness (optimized) = 145um
Valores rotados: 0.0°






Sensor alignment

Centering pins on top



Sensor and electronics cleaning




3M tape




Sensor characterization

(Simplified) Setup at JCLab



Typical I-V Curve





- Reasonable I-V curve though leakage current ~ factor two lower than in HPK data sheet
- Tests allow to validate that there is no major problem with sensors



Commissioning: Analogue Probes

See Roman's presentation in
side SiW-ECAL meeting
for a complete overview

Analogue Probes



- Automatic scan over all 1024 cells (~15 minutes)



Commissioning: ^{90}Sr

Tests made one week
before BT at DESY

Beam test reports:



- See (next) Yukun's presentation

Thanks to IJCLab ATLAS group for sharing the source with us




ASU2025_001

ASU2025_002



- Source tests allow to validate functionality of all cells (or identify further problematic cells)
- Small blue regions ASIC packaging (-> ok), large blue region one faulty chip


Fluxes in Calorimeters



Processes: min. bias

- All
 - $ee \rightarrow qq$
 - $Ee \rightarrow \mu\mu, \tau\tau$
 - $ee \rightarrow ee$ ($\gg$ Bhabha)
 - $\gamma\gamma \rightarrow VV$
 - Machine background (ee pairs)
- $E_{CM} \geq 160$ GeV
 - $ee \rightarrow WW$
- $(E_{CM} \geq 240$ GeV)
 - $ee \rightarrow HZ$
- $(E_{CM} \geq 360$ GeV)
 - $ee \rightarrow tt$

Full simulation ILD $\rightarrow$ statistics per region



$\times L +$ Machine background

$\rightarrow$ Fluxes of hits, data, per region


$\rightarrow$ Power with ASIC assumptions

Take Home:

- Even at Z peak power dominated by pre-amp ($\leftrightarrow$ conversion power in negligible)
- Tool is there, missing:
 - Digitization (easier way in Key4HEP ?)
 - Mapping needs to be adapted for each calorimeter readout topology

Results : Rates in SiECAL Barrel, Central Module vs depth

Similar results for ScECAL, SDHCAL, AHCAL



Distributions of the number of hits crossing (MIP/4) energy threshold of all the physics processes and machine background at **91.2 GeV (FCC-Z4)**. The z scale is the number of event/s

From the $\langle f_{hits} \rangle$ in one region one can extract :

- The data rate, knowing the number of bytes per hits (here 7 as a landmark)
- The occupancy, knowing the number of cell in the region.
- The power dissipated on elec. power (here for SKIROC2 like chip)


- Most of the hits are in the first third of the calorimeter.
- Highest average rates L0:9
- Highest max rates in L10:19

Note 1 : (still) preliminary

Note 2 : Rates & Power for all M3 modules
 $\rightarrow$ 8 per module, 10 per layer for 1 slab
 $\rightarrow$ 50 W/slab

Results: Rates in SiECAL EndCaps, Tower 0 vs depth

Similar results for ScECAL, SDHCAL, AHCAL



Distributions of the number of hits crossing ($>$ MIP/4) energy threshold of all the physics processes and machine background at **91.2 GeV (FCC-Z4)** with the colour bar representing the rate of events

- Machine background in first layers
- High $E_{ee} \rightarrow ee$ in middle of ECAL
- Power driven by the continuous part (Pre-Amps)

Note 1 : (still) preliminary


Note 2 : Rates & Power for all T0 modules
 $\rightarrow$ 8 per quadrant, 10 per layer for 1 slab $\rightarrow$ 75W / slab

ECAL adaptation : flat cold plate, preliminary thermal studies

Uniform solutions:

“Standart Slab”:

- 8 ASU (1440mm)_z,
8192 ch / 128 ASICs
- 100 W



Passive cooling: Cu of 2mm (W, C ignored)


Adiabatic, but for heat bridge at the end

$\Delta T = 500^{\circ}\text{C}$ on Wafer surface at $t = \infty$

Status:

- Limited flow of water seems enough...
- Now looking into pipe in 4-mm Cu layer
 - Replaces W in 1st half of SiW-ECAL
 - Replaces 1/2 the W in the second part
- To be validated on simulations

© Oscar Ferreira, François Joubert @ LLR



“Standart Slab”:

- 8 ASU (1440mm), 8192 ch / 128 ASICs
- 128 W (1W/ASIC ~16 mW /ch)

Active cooling:

- Hollowed Cu of 4mm, with 1 ℓ/min of water @ 15°C

Adiabatic, but for heat bridge at the end

$\Delta T = 12^{\circ}\text{C}$ on Wafer surface at $t = \infty$

Centimetric Timing


Timing in Calorimeters: 0.1–1 ns range

1 cm/c = 30 ps

Started in KIT, JGU, IJClab,
LLR and IP2I (Lyon): Calo5D & T-Calo




Cleaning of Events



[CLIC CDR: 1202.5940]
adapted from L. Emberger

Particle ID by Time-of-Flight


- Complementary to dE/dx
- Here with 100 ps on 10 ECAL hits






S. Dharani, U. Einhaus, J. List

Ease Particle Flow with $\mathcal{O}(30)$ ps ?

- Cleaning of late neutrons & back scattering (ns)
- $\mathcal{O}(30)$ ps for mips... HGICAL / 100!
- Identify primers in showers
- Help against confusion
better separation of showers
- Requires '4D clustering'



Time measurement methods



In SKIROC2. Validation of digi on beam tests...

Conclusions

SiW-ECAL technological prototypes

- **2022:** Heterogeneous 15 layers
 - 1st full calorimeter working [DESY22, CERN22]
 - Shower seen, Detailed simulation ready
 - Analysis on-going → resolutions, ...
 - Numerous emerging issues
 - gluing, HV filtering at high energy
- **2024 2025–26:** Uniform 15 layers
 - → New VFE boards
 - Cleaner PS & Clock distributions; more uniform
 - Gluing being revisited
 - Material available.
 - To be tested in 2025
 - Provide reference sample for GEANT4
 - With funding → “full” **LUXE**, **EBES**, Lohengrin?, **SHiP**?
 - Start FE board on HKROC ?




SiW-ECAL design for HET factories

- **2023–25:** Power budget & performances to be re visited
 - Occupancy, power, data fluxes (on-going)
 - Granularity; Passive or Active cooling
 - new ASIC attributes (← CALOROC Pres Dulucq)
- 2025–27: PFA & Timing & Physics performances



2025–27 : Blue-print for a SiW-ECAL detector for the next ee collider

- planning for a **pilote module** @ T_0 collider-8y -5y (1 Mch, 1/60th of real detector)
- semi-industrial, quality, ASICs, ...



DRD 6: Calorimetry
Proposal Team for DRD-on-Calorimetry
November 15, 2023

	Milestone	Deliverable	Description	Due date
Task 1.1: Highly pixelised electromagnetic section				
Subtask 1.1.1: SiW ECAL		D1.1	Revised 15 layer stack	2024 +1
	M1.1		Specifications for timing and cooling	2025 +1
		D1.2	Engineering module for Higgs factory	>2026 +1

Planning towards a pilot module... *just in case*

