



Implementation of a Network Processor


G.Grosdidier, P.Matricon, K.Petrov
LAL/IN2P3/CNRS & SPhN/IRFU/CEA
(PetaQCD project, 19/10/2011)
Confidential

Block Design






Required




Current




Current GPU-Direct

- The performances have been measured in INRIA-Bordeaux
 - This is obviously preliminary
 - They got 50 μ sec latency 'one-way'
 - This is by far too large for our requirements
 - What else ?




Next step ?

- What can be done to enhance current setup ?
 - There seems to be a link already between the GPU chip and the HCA one
 - Green arrow below
 - Why not to use a straight route thru this link towards the other GPU ?
 - Red path




In the end


- Replace the Infiniband HCA with Custom Network Processors
 - Better suited to our 8 NTN specific connectivity topology
 - Get rid of any network switches
 - Does not avoid transit through PCIe though (latencies ...)
 - Increases the PCIe bottleneck on GPU exit




Inserting a Network Processor



Simplest case : 1 socket and 1 Chipset




Data routes






Sandy Bridge (expected)



Sandy Bridge setup, 2 sockets

Romley EN, EP Platforms



Sandy Bridge case(?)

