



The Fast (but not furious) TracKer for ATLAS: a track trigger based on FPGAs and Associative Memory chips

Misha Lisovyi with many inputs and help from FTK team LAL Orsay seminar 6.12.2016





6/12/2016






- Outline
- The rest of the slides...

- Outline
- The rest of the slides...
- Summary (50 minutes later)


Data taking in ATLAS

FTK @ LAI

- Smooth data taking @LHC, steady luminosity increase (peak instanteneous luminosity ~1.4*10³⁴ cm⁻² s⁻¹).
- Huge data set!
- On average 24 pp interactions per bunch crossing (pileup) in 2016 data.
- Challenging for physics analyses and triggers




 $Z \rightarrow \mu\mu$ event with 25 reconstructed vetrices @8 TeV in ATLAS




6/12/2016


Tracks for jets




- Use tracks to identify jets that come from the primary vertex.
- Jet Vertex Fraction (JVF, improved and advanced for Run2): a fraction of p_{T} originating from tracks associated to the primary vertex.
- Improved stability against pileup (μ), when cutting on JVF.
- As input, JVF needs all tracks in the event and vertices reconstructed from those
 6/12/2016 FTK @ LAL Orsay s



miss Tracks for E




- Tracking information allows to reconstruct E_{τ}^{miss} more precisely.
- Combination of calo+track is more stable vs pileup (number of primary vertices, N_{PV}) than calo only, and removes a bias introduced from neglecting neutral particles in track only




• <u>Calo+track</u> requires reconstruction of tracks from the primary and non-primary vertices 6/12/2016

FTK @ LAL Orsay seminar

Tracks for flavour tagging







 Calculate isolation requirement using tracks inside a jet: T-tagging


Tracks for physics

- Tracking is extensively used in physics analyses (among other purposes):
 - to mitigate pileup effects for jets and E_{t}^{miss}
 - key signatures of SM and BSM processes
 - increased importance with higher pileup in Run2-3 and HL-LHC
 - to reconstruct advanced event topologies in b and t decays
- However, these benefits are available only in offline reconstruction
 - need to have access to tracks in trigger to effectively record events
 - otherwise one needs to apply prescales or increase thresholds in triggers
 - => interesting events might not end up on tape, thus, benefits are useless


What did we learn (so far)

• Tracking is extremely valuable and used extensively in physics analysis, but it is also needed in trigger to be able to record interesting events.


ATLAS detector




ATLAS tracking system




ATLAS trigger system



ATLAS trigger system




ATLAS trigger system + FTK




FTK design goals

- Full track reconstruction for p_{τ} > 1 GeV as input to HLT:
 - processing events @ 100 kHz
 - on each Level1 accept decision
 - full pixel and strip readout for each event
 - 380 optical input links
 - latency up to 0.1 ms
 - significant improvement in processing speed over CPU-based tracking (~500 ms)
 - highly parallel system
 - improved processing speed, expandable in a staged way
 - designed and evaluated at ~60 pileup interactions per event, works up to ~80 pileup
 - Covers Run2 and Run3 conditions until HL-LHC




What did we learn (so far)

- Tracking is extremely valuable and used extensively in physics analysis, but it is also needed in trigger to be able to record interesting events.
- At the moment, ATLAS trigger system makes only very limited use of tracking.
- Fast TracKer trigger will do full tracking and provide inputs to High Level Trigger.




• Associative Memory (AM) ternary content-addressable memory




- Pattern matching boils down to a check if a combination of hits can lie on a particle trajectory:
 - pre-compute "valid" hit combinations (= simulate all possible particles traversing the tracking detector)
 - implement a fast search of those pre-computed patterns in an event

• Associative Memory (AM) ternary content-addressable memory




- Content-addressable memory (CAM) allows a very fast search of data matching.
- Many commertial solutions (e.g. network hardware).

• Associative Memory (AM) ternary content-addressable memory (custom solution)




- Encoded clusters from 8 tracking layers are input via dedicated 15-bit bus lanes.
- Address space: up to 2^{15} = 32k cluster addresses can be encoded. Further extension due to splitting into (η, φ) regions.

• Associative Memory (AM) ternary content-addressable memory (custom solution)




• A pattern corresponds to a row of connected CAM cells in all layers

• Associative Memory (AM) ternary content-addressable memory (custom solution)




- Each cluster of each pre-computed pattern is stored in a dedicated CAM cell
- All cells in a layer are compared to an input cluster in parallel on a single clock cycle (@ 100 MHz)

• Associative Memory (AM) ternary content-addressable memory (custom solution)



- A dedicated memory cell ("flip-flop" comparator, FF) to store that a hit was found in an event.
- FF memory is reset at the end of each event

• Associative Memory (AM) ternary content-addressable memory (custom solution)




- Majority logic: check if all or all but one layeers are matched (FF in fired)
- Increases efficiency
- Fischer tree: Output the addresses of matched patterns


6/12/2016

FTK @ LAL Orsay seminar

Let's play bingo FTK!



• Associative Memory (AM) ternary content-addressable memory




- Ternary CAMs introduce "Don't Care" bit, X.
- Allow to search for a match regardless of the specific bit value.
- The longest explicit match is output.

6/12/2016


FTK @ LAL Orsay seminar

• Associative Memory (AM) ternary content-addressable memory



- DC bits allow to define patterns of variable shape (multiple clusters match a single pattern in a layer)
- Up to 6 DC bits / layer.
- Significantly increases effective pattern-bank size, keeps fake rate low.
- Example: 2 DC bits correspond to 3-5 increase in the effective number of patterns, but increase the size of the chip by 17% only.






What did we learn (so far)


- Tracking is extremely valuable and used extensively in physics analysis, but it is also needed in trigger to be able to record interesting events.
- At the moment, ATLAS trigger system makes only very limited use of tracking.
- Fast Track trigger will do full tracking and provide inputs to High Level Trigger.
- Use content-addressable memory to do fast track pattern recognition.

FTK processing steps




6/12/2016


Hit clustering




- <u>IM</u> board: 2 FPGAs / board; 1 Strip + 1 Pixel input per FPGA
- 128 IM boards, Spartan6 and Artix7 FPGAs
- 2 Gb/s input
- Sliding-window algorithm to find clusters of neighbouring pixels/strips
- Typical cluster size: 2x3 pixels, 2-3 strips
- 4 parallel clustering threads on each FPGA 6/12/2016 FTK @ LAL Orsay seminar




Data distribution



- Data Formater (DF): 1 FPGA(Xilinx Virtex7)/board; 4 IM's/DF
- 32 DF boards in 4 crates
- Parallel system:
 - distribution of hits within 4 η x 16 ϕ regions
 - massive interconnection between boards






Data distribution within a crate


Data distribution between crates


FTK @ LAL Orsay seminar




Pattern recognition










- <u>AM</u> board: 2 FPGAs / board + 64 AM chips
- 128 AM boards, 8000 AM chips
- 128k pattern/chip => 1 billion patterns in total
 - (CDF: 5k patterns/chip => 8M patterns in total)
- Pattern matching @ 100 MHz
- 2 AM boards / 1 (η, ϕ) region = 16 M patterns / region
- 8 layers are used as input (3 Pixel + 5 Strips)
- 3.6 W / chip => 29 kW for the whole system
 - needs advanced air cooling





8-layer track fit



Further reduce hit granularity before pattern matching

Fit full-precision hits within a road with a track

- <u>AUX</u> board: 4+2 FPGAs (Arria V)
- 128 AUX boards, each doing
 - data preparation for AM board
 - fit "good" tracks using roads + associated hits
 - removal of track duplicates (locally, shared hits)
- Fast track fit is achieved linearising the fit
- 512 FPGAs doing 5 fits / clock cycle @ 200 MHz
 - => 2.5 trillion fits / s
- ~1% roads end up in tracks 6/12/2016






Track parameters, hit positions, pre-computed constants

$$p_i = \sum_j C_{ij} \cdot x_j + q_i$$

12-layer track fit



- <u>Second Stage</u> board: 4+2 FPGAs (Kintex 7)
- 32 SSB boards, interconnected with each other:
 - similar to AUX functionality
 - seeded by 8-layer tracks
 - fast track fit is achieved linearising the fit
 - overlap removal globally between (η,ϕ) regions
- Output tracks with final improved precision



6/12/2016

FTK @ LAL Orsay seminar

Output collection and formatting

Standard ATLAS data format

- <u>FLIC</u> board: 4 FPGAs (Virtex 7)
- 2 FLIC boards.
- Collect data from all SSBs and merge together
- Convert into the common ATLAS data format
- Strip/add monitoring information to the output packets
- 3 Gb/s output




What did we learn (so far)

- Tracking is extremely valuable and used extensively in physics analysis, but it is also needed in trigger to be able to record interesting events.
- At the moment, ATLAS trigger system makes only very limited use of tracking.
- Fast Track trigger will do full tracking and provide inputs to High Level Trigger.
- Use content-addressable memory to do fast track pattern recognition.
- Fast tracking, latency of ~0.1 ms, in FTK is achived by:
 - several layers of dedicated hardware;
 - massively parallel structure of the system;
 - Associative Memory chips for pattern recognition + fast track fits in FPGAs;
 - simplifications in the fit procedure (linear approximation)

FTK commissioning status

- 2 FTK slices are installed in ATLAS cavern:
 - <u>A</u>: IM+DF+AUX (-> ATLAS output)
 - <u>D</u>: IM+DF+AUX+AMB+SSB+FLIC -> ATLAS output
- Slices are integrated with the common ATLAS TDAQ system. Slice A was regularly running during ATLAS data taking in fall 2016.
- Firmware is complete and being debugged with simulated events and real data.
- Board inter-communication was established and work ongoing on robustness.
- Comparison of FTK hardware output to FTK simulation ran on hits from ID.





12-layer FTK tracks



FTK commissioning status

- Commission individual boards and the full FTK chain.
- Get first FTK tracks written to the ATLAS system
- Install HW to cover full barrel region (16 / 128 AMB+AUX)

- Commission full barrel system.
- Commission HLT triggers using FTK tracks
- Install hardware to cover full detector ~40 pileup (64 / 128 AMB+AUX)


- Commission full ID detector
- HLT triggers based on FTK in data taking
- Full HW installed



FTK @ LAL Orsay seminar


What did we learn (so far)

- Tracking is extremely valuable and used extensively in physics analysis, but it is also needed in trigger to be able to record interesting events.
- At the moment, ATLAS trigger system makes only very limited use of tracking.
- Fast Track trigger will do full tracking and provide inputs to High Level Trigger.
- Use content-addressable memory to do fast track pattern recognition.
- Fast tracking, latency of ~0.1 ms, in FTK is achived by:
 - several layers of dedicated hardware;
 - massively parallel structure of the system;
 - Associative Memory chips for pattern recognition + fast track fits in FPGAs;
 - simplifications in the fit procedure (linear approximation)
- FTK is in active integration and commissioning. First inputs into HLT in 2017




- Efficiency wrt offline tracking is higher than 90%
- Resolution in p_{τ} is similar to offline
- Small difference are due to Pixel + Strip systems only (+TRT in Offline) and simplified clustering and track fitting


FTK @ LAL Orsay seminar




• Improved efficiency of b-tagging in HLT due to seedless jet finding



• Reduced kinematic threshold due to trigger requirements for τ -tagging



• Significantly improved signal efficiency for triggers with multiple b- or τ -tags



- Identify and veto the vertex that caused the L1 accept
- Other ~80 vertices are reconstructed by FTK without any L1 bias
- Unbiased physics in pileup .collisions
 - with effective 1/400 lumi due to L1 rate reduction
- Might be useful if the signature is hard to trigger on L1, have distinct tracking activity.

Summary

- Tracking is extremely valuable and used extensively in physics analysis, but it is also needed in trigger to be able to record interesting events.
- At the moment, ATLAS trigger system makes only very limited use of tracking.
- Fast Track trigger will do full tracking and provide inputs to High Level Trigger.
- Use content-addressable memory to do fast track pattern recognition.
- Fast tracking, latency of ~0.1 ms, in FTK is achived by:
 - several layers of dedicated hardware;
 - massively parallel structure of the system;
 - Associative Memory chips for pattern recognition + fast track fits in FPGAs;
 - simplifications in the fit procedure (linear approximation)
- FTK is in active integration and commissioning. First inputs into HLT in 2017
- Simulated FTK shows comparable to offline performance and significant improvements in various signatures in triggers.
- 2017: "FTK: let's make ATLAS great again!"