



SOI Monolithic Pixel Detector Technology

May 12, 2017

Le Laboratoire de l'Accélérateur Linéaire (LAL)@Orsay

Yasuo Arai


High Energy Accelerator Research Organization (KEK)

yasuo.arai@kek.jp, <http://rd.kek.jp/project/soi/>

Outline


- I. Introduction
- II. SOI Pixel Process
- III. Detector Examples
- IV. Summary

Compton Electrons Tracks



I. Introduction


Hybrid Detector



Monolithic




Silicon-On-Insulator (SOI)



SOI technology is a natural solution in the evolution of radiation pixel sensor.

Silicon-On-Insulator Pixel Detector (SOIPIX)



Monolithic Detector having fine resolution of silicon process and high functionality of CMOS LSI by using a SOI Pixel Technology.

First SOI Wafer (SIMOX)

First good quality SOI wafer


SIMOX (Separation by Implanted Oxygen)

This took long implantation time of Oxygen, so the production cost was very high and applications are limited.



K. Izumi
(NTT Japan,
1978)

Oxygen Ion Implantation
120-200 keV, $4-20 \times 10^{17} \text{ cm}^{-2}$




Present SOI Wafer (SmartCut™)



Michel. Bruel
(Leti, 1991)


Become popular after 2000. **soitec**



(from SOITEC Web)

II. SOI Pixel Process


Hybrid Detector



Monolithic




Silicon-On-Insulator (SOI)



To use SOI technology for pixel detector is already discussed in 1990^(*).

(*) Jean-Pierre Colinge, 'An overview of CMOS-SOI technology and its potential use in particle detection systems', NIM A305 (1991) 615-619.

Issues in SOI Pixel




- Transistors does not work with Detector High Voltage.
(Back-Gate Effect)
- Circuit signal and sense node couples.
(Signal Cross Talk)
- Oxide trapped hole induced by radiation will shift transistor threshold voltage.
(Radiation Tolerance)

Unfortunately, in 1990s, due to immature process technology, no good high-resistivity SOI wafer etc. , many SOI sensor R&D projects were stopped.


Buried p-Well (BPW)

Substrate Implantation



- Cut Top Si and BOX
- High Dose

BPW Implantation



- Keep Top Si not affected
- Low Dose



- Suppress the **Back Gate Effect**.
- Shrink pixel size without losing sensitive area.
- Increase break down voltage with low dose region.
- Reduce electric field in the BOX which improve radiation hardness.

$I_{ds}-V_{gs}$ and BPW

w/o BPW

with BPW=0V

NMOS




Back-gate effect is completely suppressed by the BPW.

Lapis Semi. (*) 0.2 μm FD-SOI Pixel Process

Process	0.2 μm Low-Leakage Fully-Depleted SOI CMOS 1 Poly, 5 Metal layers. MIM Capacitor (1.5 fF/ μm^2), DMOS Core (I/O) Voltage = 1.8 (3.3) V
SOI wafer (single)	Diameter: 200 mm ϕ , 720 μm thick Top Si : Cz, $\sim 18 \Omega\text{-cm}$, p-type, $\sim 40 \text{ nm}$ thick Buried Oxide: 200 nm thick Handle wafer: Cz (n) $\sim 700 \Omega\text{-cm}$, FZ(n) $> 2\text{k} \Omega\text{-cm}$, FZ(p) $\sim 25 \text{ k} \Omega\text{-cm}$ etc.
Backside process	Mechanical Grind, Chemical Etching, Back side Implant, Laser Annealing and Al plating

(*) Former OKI Semiconductor Co. Ltd.

We operate
Multi-Project Wafer (MPW)
run. (1~2 times/year)



KEK

Shizuoka U.

JAXA/ISAS

RIKEN



IHEP China

Osaka U.

Tohoku U.

Hokkaido U.



AGH & IFJ, Krakow

Kyoto U.

Tsukuba U.



Lawrence Berkeley Nat'l Lab.
Fermi Nat'l Accl. Lab.

Kanazawa I.T.

AIST



Louvain Univ.




U. Heidelberg

***Only one SOI radiation pixel
process in the world!***

Issues in SOI detector


Sensor and Electronics are located very near. This cause ..



The BPW layer solved the back gate issue, but other issues are not yet solved.

Then we introduced additional conductive layer under the transistors (→ Double SOI).

SOIPIX Detectors (Double)



Double SOI Detector

- Middle Si layer shields coupling between sensor and circuit.
- It also compensate E-field generated by radiation trapped hole.
- Good for Complex function and Counting-type sensor.
- Can be used in High radiation environment.

Metal 5

Cross section of the Double SOI Pixel


Middle Si

Middle Si Contact

Transistor


Metal 1

Sensor Contact



Effect of Double SOI

Cross Talk from Clock line




Shield:
Cross Talk
between Circuit
and Sensor is
reduced to 1/20.

(by Lu Yunpeng (IHEP))

Gamma-ray Irradiation Test (I_d - V_g Characteristics v.s. SOI2 Potential)

NMOS

I/O normal V_{th}
Source-Tie Tr.
 $L/W = 0.35\mu\text{m}/5\mu\text{m}$



- 0kGy
- 0.5kGy
- 1kGy
- 2kGy
- 5kGy
- 10kGy
- 20kGy
- 100kGy



By setting Middle Si potential (V_{soi2}) to -5V, I_d - V_g curve returned nearly to pre-irradiation value at 100 kGy(Si) (10 Mrad).

(by U. of Tsukuba)

Variation of I_d - V_g Characteristics and Effect of SOI2 Potential

PMOS


I/O Normal V_t
Source-Tie
 $L/W = 0.35\mu\text{m}/5\mu\text{m}$




Threshold voltage shift is not so large in PMOS, but Drain Current decreases much .

Dose Increase in Lightly Doped Drain (LDD) Region

- Major cause of the drain current degradation by radiation is V_{th} increase at gate edge due to positive charge generation in spacer.
- Charge in spacer control the V_{th} of the parasitic transistor.
- To reduce this effect, lightly doped drain (LDD) dose should be increased.
- Present process has rather low dose in LDD region to aiming lower power.



Id-Vg Characteristics in Triode Region




With increasing Implantation dose of PLDD region 6 times higher than present value, the degradation is reduced from 80% to 20% at 112 kGy(Si).

Ref.) I. Kurachi, et al. "Analysis of Effective Gate Length Modulation by X-Ray Irradiation for Fully Depleted SOI p-MOSFETs, IEEE Trans. on Elec. Dev. Vol. 62, Aug. 2015, pp. 2371-2376.

Layout Shrink (Active Merge)


Bulk CMOS




SOI

PMOS


NMOS



Share
Contacts




Salicide
Connection




In the SOI process, it is possible to merge NMOS & PMOS Active region and share contacts.

Single Port SRAM Bit Cell



Only 1 Active region



Cell Size : $3.94\mu\text{m} \times 3.06\mu\text{m} = 12.06\mu\text{m}^2$

Hexagonal Counting-type Pixel (under development)

CNPIX1

52 μ m



45 μ m

Charge Amp
+
Shaper
+
Discriminator
+
Q Share Handling
+
19bit Counter
+
7bit register
(in 2,340 μ m²)

*Smallest Counting-type Pixel of this kind.
(much smaller than designed in 0.13 μ m process)*


III. Detector Examples

Integration type detector & 3D CT




- Sensor: INTPIX4 FZn, Backside Illumination
- HV: 200V、Integration Time: 1ms、ScanTime: 320ns/pix, 1000frame/event
- KEK PF, X-ray Energy: 9.5keV
- Took images for 0~180° at every 1 degree.


INTPIX4: Computed Tomography with Synchrotron X-ray




Contrast Transfer Function



FPIX2 FZn, 8µm pixel




Contrast of 16µm Pitch Slit
 INTPIX4(17µm pix) : 0.57、
 FPIX(8µm pix) : 0.83



16 µm pitch slit

ILC Vertex Detector R&D : SOFIST

(SOI sensor for Fine measurement of Space & Time)








Test Chip Spec.

- Chip size: $2.9 \times 2.9 \text{ mm}^2$
- Substrate (FZ n-type, $2 \text{ k}\Omega\cdot\text{cm}$)
- Pixel size: $20\sim 25 \mu\text{m}$
- No. of Pixel: 50×50 pixels
- Gain: $32 \text{ mV}/\text{ke}^-$ (@ $C_f=5\text{fF}$)
- Analog signal memories: 2 for signal or 2 for time
- Column-ADC: 8 bit
- Zero Suppression Logic

R&D for 3D integration is also progressing.


120GeV/c Proton Beam test at FNAL

FPIX2 (8 μm pixel) x 4
SOFIST_v1 (20 μm pixel) x 2




The position resolution of FPIX2 demonstrated by MC

Evaluated by center sensor



Expected Residual vs. Intrinsic position resolution


MC





- Intrinsic position resolution is expected to be $\sim 0.7 \mu\text{m}$!
- No evaluation systematic error yet
- Tracking resolution is $\sim 0.5 \mu\text{m}$

Stitching Exposure for Large Sensor

Mask Layout



Exposed Layout





SOI Photon-Imaging Array Sensor (SOPHIAS) for X-ray Free Electron Laser (XFEL) SACLA

Utilization of SOPHIAS has been started for various experiments in SACLA@RIKEN.


- Dynamics of Atomic Structure
- Direct Observation of Chemical Reactions
- etc.

X-ray Tube Cu 22kV 400uA
5000 frames accumulated
(total exposure: 500 s)
Sensor-detector: 2m




XRPIX: Event Driven X-ray Astronomy Detector

→ Tsuru's Talk



- Chip size : 24.6 mm x 15.3 mm
- Pixel size : 36 μm sq.
- # of pixel : 608 x 384 (= ~233k)
- Thickness of sensor layer : 310 μm (CZ wafer)
500 μm (FZ wafer)



IV. Summary

- SOI pixel technology becomes mature. Back-gate and sensor-circuit coupling issues are solved by introducing double SOI wafer.
- Radiation tolerance is improved to more than 10 Mrad by biasing middle Si of the Double SOI.
- NMOS-PMOS active merge reduces layout size very much. This is almost equivalent to go to finer process while keeping analog voltage of 0.2um process (1.8V/3.3V).
- Many kinds of SOI X-ray detectors are developed (or under development) so far.
- Our SOI Pixel process run is open to academic people. Please join the run.

11th International “Hiroshima” Symposium on the Development and Application of Semiconductor Tracking detectors (HSTD11)

in conjunction with

2nd Workshop on SOI Pixel Detector (SOIPIX2017)

OIST, Okinawa, Japan, Dec. 11-15, 2017.

TOPICS:

Simulations

Technologies

Pixel and Strip Sensors

Radiation Tolerant Materials

ASICs

Large Scale Applications

Applications in Biology, Astrophysics, Medical, ...

New Ideas and Future Applications

SOI Detectors

KEY DATES:

Abstract submission: 10 July - 28 Aug.

Registration: 10 July – 20 Nov.

<https://indico.cern.ch/event/577879/>



For further information – email: hstd@ml.post.kek.jp

International Advisory Committee:

HSTD11

P. Allport

N. Cartiglia

M. Garcia-Siveres

G. Hall

S.C. Lee

T. Ohsugi,

A. Seiden

T. Takahashi

SOIPIX2017

T. Hatsui

M. Idzik

Q. Ouyang

International Organizing Committee:

Y. Arai (KEK, OIST)

Y. Fukazawa (Hiroshima U.)

S. Hou (Academia Sinica)

X. Lou (IHEP)

H.S-W Sadrozinski (UC Santa Cruz)

H. Sugawara (OIST)

Y. Unno (Chair, KEK)

Local Organizers:

Y. Arai (Chair, KEK, OIST)

T. Shintake (OIST)

S. Takeda (OIST)

Y. Unno (KEK)

F. Suzuki (OIST secretary)

Sponsors & Supporters:

OIST, KEK, MEXT KAKENHI

Hamamatsu Photonics K.K.

