



SOI Monolithic Pixel Detector Technology

May 12, 2017

Le Laboratoire de l'Accélérateur Linéaire (LAL)@Orsay

Yasuo Arai

High Energy Accelerator Research Organization (KEK) yasuo.arai@kek.jp, http://rd.kek.jp/project/soi/

<u>Outline</u>

- I. Introduction
- II. SOI Pixel Process
- III. Detector Examples
- IV. Summary







SOI technology is a natural solution in the evolution of radiation pixel sensor.

Silicon-On-Insulator Pixel Detector (SOIPIX)



Monolithic Detector having fine resolution of silicon process and high functionality of CMOS LSI by using a SOI Pixel Technology.

Features of SOI Pixel Detector

- Monolithic device. No mechanical bonding.
- Fabricated with semiconductor process only.
 → High reliability and Low Cost.
- High Resistive fully depleted sensor (50um~700um thick) with Low sense node capacitance. → Large S/N.
- On Pixel processing with CMOS circuits.
- No Latch up and very low Single Event cross section.
- Can be operated in wide temperature (1K-570K) range.
- Based on Industry Standard Technology.



First SOI Wafer (SIMOX)

First good quality SOI wafer

SIMOX (Separation by Implanted Oxygen)

This took long implantation time of Oxygen, so the production cost was very high and applications are limited.





K. Izumi (NTT Japan, 1978)



Pesent SOI Wafer (SmartCut[™])



Michel. Bruel

(Leti, 1991)

Become popular after 2000. SpiteC



II. SOI Pixel Process

Hybrid Detector



To use SOI technology for pixel detector is already discussed in 1990^(*).

(*) Jean-Pierre Colinge, 'An overview of CMOS-SOI technology and its potential use in particle detection systems', NIM A305 (1991) 615-619.

Issues in SOI Pixel



- Transistors does not work with Detector High Voltage. (Back-Gate Effect)
- Circuit signal and sense node couples.
 (Signal Cross Talk)
- Oxide trapped hole induced by radiation will shift transistor threshold voltage. (Radiation Tolerance)

Unfortunately, in 1990s, due to immature process technology, no good high-resistivity SOI wafer etc. , many SOI sensor R&D projects were stopped.



- Suppress the Back Gate Effect.
- Shrink pixel size without loosing sensitive area.
- Increase break down voltage with low dose region.
- Reduce electric field in the BOX which improve radiation hardness.



Back-gate effect is completely suppressed by the BPW.

Lapis Semi.^(*) 0.2 µm FD-SOI Pixel Process

Process	0.2µm Low-Leakage Fully-Depleted SOI CMOS 1 Poly, 5 Metal layers. MIM Capacitor (1.5 fF/um ²), DMOS Core (I/O) Voltage = 1.8 (3.3) V
SOI wafer (single)	Diameter: 200 mm ϕ , 720 μ m thick Top Si : Cz, ~18 Ω -cm, p-type, ~40 nm thick Buried Oxide: 200 nm thick Handle wafer: Cz (n) ~700 Ω -cm, FZ(n) > 2k Ω -cm, FZ(p) ~25 k Ω -cm etc.
Backside process	Mechanical Grind, Chemical Etching, Back side Implant, Laser Annealing and Al plating

(*) Former OKI Semiconductor Co. Ltd.



Issues in SOI detector

Sensor and Electronics are located very near. This cause ...



The BPW layer solved the back gate issue, but other issues are not yet solved.

Then we introduced additional conductive layer under the transistors (\rightarrow Double SOI).



Double SOI Detector

- Middle Si layer shields coupling between sensor and circuit.
- It also compensate E-field generated by radiation trapped hole.
- Good for Complex function and Counting-type sensor.
- Can be used in High radiation environment.



x9.0k TE 12/10/16

3.00μm

Effect of Double SOI

Cross Talk from Clock line





Variation of Id-Vg Characteristics and Effect of SOI2 Potential



I/O Normal Vt Source-Tie L/W =0.35um/5um



Dose Increase in Lightly Doped Drain (LDD) Region

- Major cause of the drain current degradation by radiation is Vth increase at gate edge due to positive charge generation in spacer.
- Charge in spacer control the Vth of the parasitic transistor.
- To reduce this effect, lightly doped drain (LDD) dose should be increased.
- Present process has rather low dose in LDD region to aiming lower power.



(by I. Kurachi)

Id-Vg Characteristics in Triode Region



With increasing Implantation dose of PLDD region 6 times higher than present value, the degradation is reduced from 80% to 20% at 112 kGy(Si).

Ref.) I. Kurachi, et al. "Analysis of Effective Gate Length Modulation by X-Ray Irradiation for Fully Depleted SOI p-MOSFETs, IEEE Trans. on Elec. Dev. Vol. 62, Aug. 2015, pp. 2371-2376.



Single Port SRAM Bit Cell





Only 1 Active region

Cell Size : $3.94 \mu m X 3.06 \mu m = 12.06 \mu m^2$



(much smaller than designed in 0.13um process)

III. Detector Examples

Integration type detector & 3D CT





- Sensor: INTPIX4 FZn, Backside Illumination
- HV: 200V、Integration Time: 1ms、ScanTime: 320ns/pix, 1000frame/event
- KEK PF, X-ray Energy: 9.5keV
- Took images for 0~180° at every 1 degree.

INTPIX4: Computed Tomography with Syncrotron X-ray

(by R. Nishimura, K. Hirano (KEK)

3mm

Contrast Transfer Function





 μm pitch slit

ILC Vertex Detector R&D : SOFIST

(SOI sensor for Fine measurement of Space & Time)



Test Chip Spec.

- Chip size: 2.9 × 2.9 mm2
- Substrate (FZ n-type, 2 kΩ•cm)
- Pixel size: 20~25 µm
- No. of Pixel: 50×50 pixels
- Gain: 32 mV/ke- (@Cf=5fF)
- Analog signal memories: 2 for signal or 2 for time
- Column-ADC: 8 bit
- Zero Suppression Logic

R&D for 3D integration is also progressing.



FPIX

The position resolution of FPIX2 demonstrated by MC



- Intrinsic position resolution is expected to be $\sim 0.7 \ \mu m$!
- No evaluation systematic error yet
- Tracking resolution is ~0.5 μm

Stitching Exposure for Large Sensor



SOI Photon-Imaging Array Sensor (SOPHIAS) for X-ray Free Electron Laser (XFEL) SACLA

Utilization of SOPHIAS has been started for various experiments in SACLA@RIKEN.

- Dynamics of Atomic Structure
- Direct Observation of Chemical Reactions
- etc.





X-ray Tube Cu 22kV 400uA 5000 frames accumulated (total exposure: 500 s) Sensor-detector:2m

XRPIX: Event Driven X-ray Astronomy Detector

\rightarrow Tsuru's Talk





IV. Summary

- SOI pixel technology becomes mature. Back-gate and sensor-circuit coupling issues are solved by introducing double SOI wafer.
- Radiation tolerance is improved to more than 10 Mrad by biasing middle Si of the Double SOI.
- NMOS-PMOS active merge reduces layout size very much. This is almost equivalent to go to finer process while keeping analog voltage of 0.2um process (1.8V/3.3V).
- Many kinds of SOI X-ray detectors are developed (or under development) so far.
- Our SOI Pixel process run is open to academic people. Please join the run.

11th International "Hiroshima" Symposium on the Development and Application of Semiconductor Tracking detectors (HSTD11)

in conjunction with

2nd Workshop on SOI Pixel Detector (SOIPIX2017)

OIST, Okinawa, Japan, Dec. 11-15, 2017.

TOPICS:

Simulations Technologies Pixel and Strip Sensors Radiation Tolerant Materials ASICs

Large Scale Applications Applications in Biology, Astrophysics, Medical, ... New Ideas and Future Applications SOI Detectors

KEY DATES: Abstract submission: 10 July - 28 Aug. Registration: 10 July – 20 Nov.

https://indico.cern.ch/event/577879/



For further information - email: hstd@ml.post.kek.jp

International Advisory Committee: HSTD11 SOIPIX2017 P. Allport S.C. Lee T. Hatsui N. Cartiglia T. Ohsugi, M. Idzik M. Garcia-Siveres A. Seiden Q. Ouyang G. Hall T. Takahashi

> International Organizing Committee: Y. Arai (KEK, OIST) Y. Fukazawa (Hiroshima U.) S. Hou (Academia Sinica) X. Lou (IHEP) H.S-W Sadrozinski (UC Santa Cruz) H. Sugawara (OIST) Y. Unno (Chair, KEK)

> > Local Organizers: Y. Arai (Chair, KEK, OIST) T. Shintake (OIST) S. Takeda (OIST) Y. Unno (KEK) F. Suzuki (OIST secretary)

Sponsors & Supporters: OIST, KEK, MEXT KAKENHI Hamamatsu Photonics K.K.

HAMAMATSU

科研費