


The ATLAS Pixel Detector for HL-LHC

*Anna Macchiolo
Max-Planck-Institut für Physik, Munich*

Seminar at LAL, Orsay, 17 July 2018



The present ATLAS pixel detector



Inner Detector:

- innermost part of ATLAS
- situated in a 2T solenoidal magnetic field
- barrel and disk regions
 - hermetically coverage

Components:

- Pixel Detector (PD/PIXEL)
 - 4 space-points
- Strip Detector (SCT)
 - 4 space-points
- Transition Radiation Tracker (TRT)
 - 36 space-points





Silicon hybrid pixel detectors


- Hybrid pixel detectors are composed of sensor and read-out chip connected by solder bump-bonds
 - Monolithic pixel detectors combine read-out and sensor in one chip → evaluated for HL-LHC
- Hybrid approach is powerful in terms of speed and radiation tolerance

ATLAS chips working principle



Analogue block: sensor charge signal is amplified and compared to a programmable threshold by a discriminator.

Digital part: calculates and transfers the 'time over threshold' to chip periphery, together with a hit pixel address and time stamp






First upgrade of the present ATLAS pixel detector: the IBL




- Smaller pixel cell size: $50 \times 250 \mu\text{m}^2$ vs $50 \times 400 \mu\text{m}^2$
- New sensor technologies for Insertable B-Layer:
 - 200 μm thin planar sensors with reduced inactive edges
 - 3D sensors operating for the first time in HEP!



A. Macchiolo, *The ATLAS Pixel Detector for HL-LHC*, 17 July 2018



The High Luminosity LHC: Roadmap




The LHC will be upgraded to the High Luminosity-LHC (HL-LHC) to produce up to 4000 fb⁻¹ of integrated luminosity until 2035

- benefits precision measurements in many physics channels
- allows studies of rare processes




ITk Pixel requirements



Goal:
Sustain / improve excellent performance of ATLAS Run2 also in HL-LHC environment

Radiation environment

- Ultimate integrated luminosity considered $\sim 4000 \text{ fb}^{-1}$
 - Non-ionizing energy loss (NIEL) in the innermost layer: $\Phi_{\text{eq}} \approx \sim (2.5-3) \times 10^{16} \text{ cm}^{-2}$
- At least one replacement needed for the two innermost pixel layers
- Radiation hard sensors and new read-out electronics




ITk Pixel requirements

- Luminosity of up to $7.5 \times 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$,
- up to 200 interactions / 25 ns bunch crossing
→ Higher track density
- ID-TRT would have 100% occupancy at HL-LHC
- ID readout links would be saturated at HL-LHC

- A replacement of the present detector is by far not enough!
- Goal: Maintain occupancy at \approx % (strips) and ‰ level (pixel), and increase spatial resolution
 - Higher granularity to keep occupancies low: 50×50 or $25 \times 100 \mu\text{m}^2$ pixels
 - Larger readout bandwidth capabilities




The ITk Layout



- A 5-layer pixel detector
- Coverage up to $\eta=4$
- Combined with the strip detector at least 9 (7) points up to $|\eta|=2.7$ ($2.7 < |\eta| < 4$)
- 10276 modules, 12.7 m^2 , 5×10^9 channels



ITk Pixel inclined layout




Inclined layout

- Inclined modules from $|\eta| > 1.4 \rightarrow$ more hits per layer for one track
- Barrel and end-cap transition moved out in z \rightarrow reduced material induced performance degradation
- Minimization of amount of silicon needed and of data rates




Pixel Mechanics




The mechanical design concept has been verified with simulations and prototypes

- Thermal performance proven in all sub-systems: the straight and inclined barrel sections, end-caps
- Specifications may be relaxed thanks to a possible decrease of the CO₂ saturation temperature and a decrease of the specified FE power





End-Caps



Inner Layers



Local Supports






Local Supports - Barrel

- Design is based on the so called longeron:
 - A light filament winding structure carrying the modules on a thermal management cell
 - Modules are first loaded on the cells that are then mounted on the longeron afterwards
- ➔ Investigating the possibility of using quad modules in the inclined section to decrease the number of modules and simplify the loading procedure






Local Supports in the Pixel End-caps



Pixel rings cover the high η region

- The number of rings and positions in z are optimised for hermetic coverage of tracks for each pixel layer, separately
- The pixels rings gives flexibility in location and number without large engineering changes

- Services routed on support structures
- Designed to minimize mass of ring system and to improve tracking at high eta








Material Budget

All the design choices (thin sensors & electronics, use of CO₂ evaporative cooling, use of serial powering, etc.) greatly reduced the material budget in the acceptance region (compared to the current Pixel detector that has one layer less) ...

...and even more in the forward region up to $\eta < 5.5$




- Most of the reduction comes from cables, thanks to serial powering!





The ITk Performance

- Tracking resolution and particle identification performance comparable to or better than in Run-2, even with $\mu \sim 200$, for ITk Inclined layout
- Shows that our reconstruction algorithms are performing well in this challenging environment, and proper choices have been made in terms of optimal layout geometry





A. Macchiolo, *The ATLAS Pixel Detector for HL-LHC*, 17 July 2018



Tracking fake rate

- The fraction of tracks without a Geant4 truth match (fake rate) is below 10^{-5}
 - ITk outperforms the current ATLAS tracker despite a factor of 10 more in μ .
 - This is due to enlarged lever arm and increased granularity.
- Tracking is robust against losing up to two measurements due to component failures.




End of lifetime scenario

A. Macchiolo, *The ATLAS Pixel Detector for HL-LHC*, 17 July 2018



The Hybrid Module

- The module baseline is the classic hybrid module, made of a passive sensor bump-bonded to a FE chip
- Most of the ITk pixel modules are “quads”, one sensor interconnected to four FE chips



- A lot of experience has been accumulated in ATLAS with this type of detectors during LHC runs I and II

BUT ...

Factor 10 of increase in the number of modules →
assembly and interconnection simplification must be considered in the design phase




The ITk Pixel Readout Chip

- Based on the RD53A chip
- Increased radiation hardness using TSMC 65 nm CMOS process
 - Expected >500 Mrad
- Very encouraging preliminary results obtained with the RD53A chips and modules

- New ITk chip prototype ready in summer 2019:
 - Expected decision on the analog flavor
 - ATLAS two level trigger support

- Data Transmission challenge:
 - FE ASIC uses 4x1.28 Gb/s links (ID now at 160 Mb/s)
 - 5.12 Gb/s used by one single FE chip in innermost layer and a full quad in the outermost layer
 - Aggregator chip is used to have to have 5.12 Gb/s in all links (~18k)





Pixel Sensors Technologies


Sensors technology must be tailored to the radiation environment

- 3D sensors in the innermost layer
 - 150 μm active thickness + up to 100 μm of support wafer
 - Single-chip sensors tiled to form double or quad modules
 - Maximum fluence in the innermost layer:

$$1.3 \times 10^{16} \text{ n}_{\text{eq}}/\text{cm}^2$$

- Planar sensors
 - 100 μm active thickness in second layer
 - 150 μm active thickness in outermost layers
 - Two and four-chip sensors
 - Maximum fluence in the second layer:

$$4 \times 10^{15} \text{ n}_{\text{eq}}/\text{cm}^2$$




- Possible alternative for the fifth barrel layer: monolithic CMOS sensors:
 - Cost reduction with respect to hybrid modules
 - Radiation hardness up to $10^{15} \text{ n}_{\text{eq}}/\text{cm}^2$
 - Full size prototypes being evaluated now




Comparison between the sensor baseline technologies

Thin planar sensors – 100-150 μm



3D sensors – 150 μm




Smaller distance between the electrodes leads to higher radiation tolerance

- Higher electric field for the same applied Voltage → saturation of the drift velocity
- Smaller drift time and reduced effect of the trapping on the charge carriers



Comparison between the sensor baseline technologies

Thin planar sensors – 100-150 μm




Thin planar sensors (n-in-p):

- Lower power dissipation than thicker planar sensors
- Simple production process than 3D

Drawbacks:

- Smaller initial signal (76 $e^-/\mu\text{m}$)

3D sensors – 150 μm



3D sensors:

- Low power dissipation thanks to reduced operational V_{bias}






Drawbacks:

- Higher capacitance
- Lower yield, higher cost



3D Sensors-Technology

- Reduced thickness for ITk in comparison with IBL generation (230 μm thickness)
 - Support wafers needed in the production process




- Different productions of RD53A sensors completed or on-going at FBK, CNM and Sintef
 - 50x50 μm² or 25x100 μm²
 - 25x100 μm²: 2E could be problematic for yield and 1E for radiation hardness, to be studied with RD53A modules


A. Macchiolo, *The ATLAS Pixel Detector for HL-LHC*, 17 July 2018

3D Sensors- Test-beam Results

3D CNM, 50x50 μm^2 1E, d=230 μm



3D CNM & FBK, 50x250 μm^2 2E, uniform irradiation





- Extreme radiation hardness
 - Hit efficiency $> 97\%$ at 100V for $\Phi = 1.4 \times 10^{16} \text{ n}_{\text{eq}} \text{ cm}^{-2}$
 - Reduced electrode distance \rightarrow lower operational voltage
 - Power dissipation $\sim 13 \text{ mW}/\text{cm}^2$
- A higher plateau efficiency reached for the thinner sample due to the smaller diameter electrode columns with respect to the IBL generation



Planar Sensors

- N-in-p technology chosen for cost reduction and easier handling
- Thinner sensors reach charge and hit efficiency saturation at lower bias voltages → reduced power dissipation
 - 100 μm thin sensors baseline in the second layer
 - 150 μm thin sensors in the outermost layers
- Localized charge loss due to biasing structures after irradiation → effect has to be evaluated with the lower threshold expected with the RD53A chip









Technologies for thin planar pixel sensor productions



SOI technology as a reliable method to obtain thin sensors

Different productions with RD53 compatible sensors and sensors for quad module prototyping




Backside cavities etching with KOH → no need of handle wafer






Planar Sensors – Pixel cell Design

- Hit efficiency reduction after irradiation
 - Charge trapping
 - Localized charge loss due to biasing structures
 - Punch-through
 - Poly-silicon resistors
 - Particularly affecting small pixel cells
- Effect has to be evaluated with the lower threshold expected with the RD53A chip



- $\Phi=3 \times 10^{15} \text{ n}_{\text{eq}} \text{ cm}^{-2}$
- Poly-silicon resistor
- Modified FE-I4 compatible sensor
- Threshold= 2500 e
- Hit efficiency in 50x50 μm^2 cell =93.87%






- Encouraging results with the FE65-P2 demonstrator chip
 - Threshold 700 e



Preliminary test-results with RD53 assemblies

- the chip settings were not been properly optimized by RD53 for these particular measurements
- associated systematic uncertainty in the results

- Low threshold and noise can be achieved
- 150 μm thick sensors with PT and floating BR:
 - 99% hit efficiency at 50V






DMAPS Developments


- Requirement for application in ATLAS ITk:
 - Fast charge collection to avoid trapping after irradiation and be 25 ns in-time efficient
 - Large depletion region for higher signals
- Higher rate capability

- DMAPS: Depletion is key for fast signal response and radiation hardness - Enabling technologies: High voltage process and high resistive wafers
- High granularity, Low material budget and power, Large area at reduced cost with respect to hybrid modules




Particularly interesting is the novel modified TJ-180 process:

- Full depletion radiation tolerant to bulk damage
- Small n-well collection electrode
- Small sensor capacitance → low noise and power
- Full size prototypes being evaluated as a possible technology for the barrel L4 in ITk





Powering Scheme




Serial power to supply low voltage to modules in chain → material reduction
Enabled by special shunt circuit in RD53 chip

Parallel supplied HV, common return with LV

Protection to prevent the full chain to fail:

- PSPP chips to bypass the modules for LV protection. Up to 16 PSPP chips operated in a row → Fully functional!
- Fuses or switches to disconnect a module from HV (protection against shorts)



A. Macchiolo, *The ATLAS Pixel Detector for HL-LHC*, 17 July 2018




System Tests


Several serial powering test setups:

- Test with up to 7 FE-I4 modules done so far.
- Tests for powering, noise introduction, cross-talk, ...
- All tests show a safe operation with no distortion from noisy modules etc.

Serial powering, mechanical, loading tests planned for 2019 with RD53A quads module



Electrical prototype with 7 FE-I4 quads under test



Thermal prototype with heaters: thermal figure of merit achieved



Conclusions and Outlook

Many exciting opportunities for precision measurements and new discoveries with the HL-LHC

- Extreme environment poses many challenges
- Many years of work have now resulted in the design of an all-silicon tracking detector for ATLAS that is able to tackle these challenges
- Currently working on the finalization of the pixel detector layout
- A lot of R&D is currently on-going :
 - Sensors and Front-End chips
 - Readout
 - Powering and protection
 - Layout and mechanics
- An enormous amount of work to do before installation in a bit less than 10 years time!



Additional Material



Schedule

