



« **ATLAS** (**A**Toroidal **L**arge Hadron Collider **A**pparatu**S**) »

↓
(Détecteur, Instrument, Dispositif)

Maurice Cohen-Solal,
Jimmy Jeglot, Olivier Lemaire,
Jihane Maalmi, Jean-Luc Socha,
Christophe Sylvia, Philippe Vallerand.

(SERDI - LAL – Université Paris-Saclay)

(3 stagiaires *ESIEE*)



LHC interaction

Membre de la « « Collaboration RD53 » »

RD 53 Collaboration :

Development of pixel readout integrated circuits for extreme rate and radiation

WG1 : Radiation (*Marlon Barbero*)

WG2 : Top Level Design (Maurice Garcia-Sciveres)

WG3 : Simulation Test Bench (Tomasz Hemperek)

WG4 : I/O (Roberto Beccherle)

WG5 : Analog Design (Valerio Re)

WG6 : IP Blocks (Jorgen Christiansen)

RD53
Working
Group

Flavio Lodo : integration (micro électronique)

RD53 3 Weekly Vydio meetings and physical meetings on test and design

ITk-LAL Weekly physical meetings on Itk project

ITk-France Weekly vydio meetings and physical meetings on module

RD50 - Radiation hard semiconductor devices for very high luminosity colliders

~150 people from ~ 30 institutes :

- Bonn University
- CERN
- Dortmund
- Fermilab
- University of Glasgow
- INFN : Bari - Bergamo-Pavia - Milano - Padova - Perugia - Pisa - Torino
- IN2P3 : CPPM - LAL - LAPP - LPNHE
- LBNL
- New Mexico
- NIKHEF
- Prague IP/FNSPE-CTU
- RAL
- Seville University

Groupe de physique :


Abdénour Lounis, *Vasyl Drozd, Tasneem Rashid,* Dymitris Varouchas, Kostiantyn Sakhatskyi, Dmytro Hohov, Marc Escalier, Anatolii Korol, Anastasia Kotsoechagia.

Mécanique : Aboud Fallou.



Instrumentation : Stéphane Trochet.

Mission : *D. Breton*

Pôle : *M. El Berni*




« ATLAS »





- Localiser les vertex (3 dimensions)
- Haute résolution en $r.\phi$ ($50\mu\text{m}$)
- Paramètres d'impact ($15\mu\text{m}$)

détecteur de positions → tracking




Tracker



Upgrade Project

Remplacement intégral

« Objectifs »




=> Haute granularité

5 couches de pixels

90 363 520
voies de mesure $\sim 180 \text{ m}^2$
pixel

Centre de mass = 14 TeV



Fréquence collision 40 MHz \equiv 25 ns

Luminosité = 7x LHC = HL-LHC = $7 \cdot 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$
 10^{11} protons par paquet

~ 200 événements (interactions) par Beam Cross
(actuellement 24)

Radiation 10MGy = 1 (à 2) GRad

$1.5 \cdot 10^{15} n_{eq} / \text{cm}^2$ sur 10 ans

(actuellement 200MRad)

Technologie TSMC **65 nm** CMOS

(actuellement 130 nm)

50 μm x 50 μm (actuellement 50x250)

Puce $\sim 20 \text{ mm} \times 20 \text{ mm}$ ($\sim 10^9$ transistors)

400 colonnes x 400 lignes

(actuellement 80)

Soit 160 000 voies d'électronique par puce

(actuellement 26 880)


Hit $\sim 2(3)$ [GHz / cm^2]

(actuellement 10 fois moins)


Hit ~ 500 [MHz / cm^2] (taux de traces constantes)

L1 Latence $\sim 12.8 \mu\text{s}$ (actuellement $3 \mu\text{s}$)

Débit : 4 (5) Gb /s /chip



FE-I3



FE-I4

Insertable B-Layer




LHC-HL (2023):

500 k€

2 M€

	FEI3	FEI4B	RD53A	ATLAS
Année	2003	2011	2017	2019 ?
Technologie [nm]	250	130	65	65
Taille [mm ²]	7.6x10.8	20x19	20x11.8	20x21
Zone active [%]	74	89	81	91
Array	160 x 18	400 X 80	192 x 400	384 x 400
Nombre de pixel	2 880	26 880	76 800	153 600
Taille pixel [μm ²]	50 X 400	50 X 250	50 X 50	50 X 50
Nombre de transistors [Million]	3.5	87	550	940
Débit de sortie [Gbit/sec]	0.04	0.64	2 x 1.28 & 5.12	Idem ?
Rendement [%]	80	60	?	?
Puissance [W/cm ²]	0.25	0.25	0.5	1


5 ATLAS pixel institutes



FEI3

FEI4B

7 ATLAS pixel institutes




RD53A

30 ATLAS pixel institutes

ATLAS-ITk


Biggest chip in HEP to date

« Planning »



Démonstrateur ITk (2018 – en cours)

Production des sensors : 2020



RD53A (Q4-2017)

Début production des modules 2022

Test caractérisation RD53A (Q4-2017 – Q2-2019)


FE ATLAS Design (Avril 2019)

Installation ITk (Q4- 2023)


FE ATLAS soumissions (Juin 2019)

« Upgrad » (Q1-2025)

Commande des tranches : sept. 2020






Sensor Épaisseur $50 \times 50 \mu\text{m}^2$ Single
150 μm




Source Scan with BDAQ53



RD53A



Laser Testing Station




BEAM TELESCOPE



Beam Shape

Configuration 1/2 Column of 200 Cells




Configurations des pixels 12 bits / pixel

Skew simulation < 1nsec
(between 400 cells)


Buffers (repeater)
each 40 cells
and inside the pixels

CPPM latch
« normal »

CPPM Latch
« enclosed »




$50\mu m * 400 = 20 \text{ mm lines}$
(8 pF)



One new design Dice radhard latch

Layout « top level »

TSMC 65nm



- Size **1 mm x 1 mm**
(pitch 50µm x 50µm)

- PADS on 2 sides

200 “pixels”


≡ ½ column

SPI


Logic Interface

Output mux


Back on July 16





Setup Test board C3 at LAL & at CERN



30 mètres de câbles



installation




Zone contrôlée IRRAD 13



Fédérico (cern)

Fonctionnement normal en irradiation

Proton energy: 24 GeV




Flux $3e^8$ protons/cm²

Erreurs RadHard latches :


- Dose intégrée
- Singe Event Upset
- Singe Event Upset (pendant le faisceau)



Single Event Upset intégrés



Positions transverse




Sections efficaces mesurées :

$$\sigma_{\text{standart flip-flop}} \approx 2.8 \times 10^{-14} \text{ cm}^{-2}$$


$$\sigma_{\text{normal}} \approx 6.2 \times 10^{-15} \text{ cm}^{-2}$$

$$\sigma_{\text{enclosed}} \approx 5 \times 10^{-15} \text{ cm}^{-2}$$

$$500 \text{ [MHz/cm}^2\text{]} \times 160\,000 \times 16 \times 2.8e^{-14} = 64 \text{ bits flips [sec}^{-1}\text{]} \text{ par chip pixel}$$



Profil transverse (5mm x 5mm)



Profil longitudinal


1% des pixels affectés après 48 [sec]

- **YARR**

- **BDAQ53**

KC705

- Mini display port - SMA



Enceinte thermique



- Xpressk7 k325
- FMC Ohio board
- **Mini display port RD53A - SCC**
- **CentOS**

Xpressk7 board
+ Fmc Ohio



mini Display Port cable

<https://gitlab.cern.ch/>






ASUS H1 10I-PLUS computer




4 mini Display Port on Ohio Fmc board

RD53A
Arrivé Décembre 2017





rd53a_proto_analog_Occupancy_LDO




Simulation Shunt Low Drop Out au LAL

Serial powering in new ATLAS pixels




ShuntLDO simulation – firsts studies

Circuit scheme and its parameters studding





Design Variables	
Name	Value
1 VbgSet	25
2 VrefSet	8
3 C_chip_d	300n
4 C_in	6u
5 C_out	2.2u
6 ndac_iref	8
7 cstab	1n
8 ipower	0
9 itpower	1
10 L_in	1n
11 L_out	1n
12 Rext	600
13 rload	1K
14 Rofs	125K
15 Rref	150K
16 trise	5m





8 oscillators placed in bottom right corner of RD53A




Moniteur d'irradiation

Seuils , TOT, ...

TOT haute résolution



8 similar ring oscillators with **cells** :

- INV0, INV4,
- NDD0, NDD4,
- NRD0, NRD4,
- CKND0, CKND4




Typical oscillator

- With excluding of the data for periods, when **V_{dd}** jumped.
- (Cutting: **V_{dd} > 1.13V & V_{dd} < 1.15V**)




RD53A


Chip SN 0x0765





LAL measurements





Glasgow measurements








Ring oscillator output (clocked, blocked & free-run)




Submitted on November 12th, 18

LAL-ATLAS budget






RINGOSC_B




Total of (8+34) x 16 wires to routed !


RD53B Simulation [The whole *block_B* was simulated with Spectre]



Trace: /B1/i7/net11; Context: /users/elec/mcohen/simulation/RD53_RINGOSC_LAL_LIB/sim_block_B/ade/xl/results/data/tmpAEDir_mcohen/simulation/RD53_RINGOSC_LAL_LIB/sim_block_B:1/simulation/sim_block_B/spectre/schematic/psf; Dataset:




One ring osc capacitance




Ring Osc + counters

Virtuoso

Encounter Digital



Top cell incluant les 34 oscillateurs
(34 x 12 bits de sortie)



1 Block version B

guardring deep N well

guardring P substrate

All the symbols are finished but not all the schematics

Numerous simulations for all oscillators & blocks not yet finished :

- *extracted (room & -20°C)*
- *Slow corner (schematics, extracted , room & -20°C)*
- *Also versus VDD (schematics, extracted , scan T°)*

Blocks simulations (LVT, FF, Capa)


Layout :

- A block ok
- B block finished
- FF (only ring osc)
- LVT (only Ring Osc)

MOM Cap oscillator ongoing
(mesure de la dispersion de la capacité d'injection)

Top cell commencée

Abstract needed



TOT haute resolution :

Layout :

Verifications DRC, LVS (Calibre needed)

Modelling & specifications for RTL verification:

Verilog behaviour & Logic simulation to Verilog code

ROMIC chip is arrived (packaging ongoing)

ROMIC test, (card ok, firmware & software ongoing)

**Final Design review
6-8 may at CERN**

ROMIC could be used as stand alone chip in other applications

Backup slides




IN2P3

INSTITUT NATIONAL DE PHYSIQUE NUCLÉAIRE
ET DE PHYSIQUE DES PARTICULES



Pourquoi le développement des détecteurs pixels ?

- **Micro-bandes** (double faces)




The silicon micropattern detector : a dream ?

(1987)

ABSTRACT

The present use of silicon microstrip detectors in elementary particle physics experiments is described and future needs are evaluated. Possibilities and problems to be encountered in the development of a true two-dimensional detector with intelligent data collection are discussed. This paper serves as an introduction to various other contributions to the conference proceedings, either dealing with futuristic device designs or with cautious steps on the road of technology development.




All the symbols are finished but not all the schematics

Simulations of all RD53B oscillators:

- Schematics & **extracted** (VDD, T°, verify the 40MHz)
- Same in Slow corner
- Add injection capacitance (dispersion)

TOT haute resolution :



Climate chamber (in LDO & Direct powering):

- Exhaustive measurements (« **absolute calibration** »)
- Cross check with simulations
- Cross check Ring oscillators & CPPM sensors
- Digital scan
- Analog scan
-

Tests card for ROMIC (Firmware et Software)

ROMIC irradiation

Design the 5 oscillators flavours for RD53B

(in Deep N Well)

42 oscillateurs en tout

Modélisation comportementale

Mai – juin 2019 : intensives vérifications


*ROMIC could be used as stand alone
chip in other applications*

2 x RD53A assemblés bump bondé (LAL, LPNHE, avril 2019)

Intégration des modules (source, **laser**, faisceau)

Septembre 2019 : arrivée de RD53B

Power Service des modules ; **stabilité.**



Total of 42 x 16 wires to routed !



6 separated blocks
(A, B, B, LVT, FF, FF, Capa)


OR 1 BIG BLOCK ?




RD53B Simulation [The whole *block_B* was simulated with Spectre]

counters zoom :


Counters_output



Counters_output



RD53B Simulation [block_B simulation ; counters zoom]







DELPHI

Architecture de la puce






24 x 24 voies d'électroniques

90 μm rms



Current ATLAS Pixel Detector

Present beam pipe & B-Layer



Détecteur de Traces interne ATLAS


•• *Technologie Pixels* ••



I/O interface

(PDR+DDC+EODCL+DOB+EOCHL+CNFGREG)

Pixel_ARRAY (FEI-4)



One pixel configuration

FEND_PIX_DIGI






(HitLD=0)

S1	S0	SR_D_A
0	0	SRIN_A
0	1	1
1	0	0
1	1	RdBackOut


Collaboration avec CPPM
Marseille (dec.14- oct.15)

Moshine Menouni & Denis Fougeron


Meeting (vidéo) réguliers



WG1 : Radiation




Enrichir avec Status65nm_ap...



Recommandations analog block :

- PMOS $W \geq 300\text{nm}$, $L \geq 120\text{nm}$; NMOS $L \geq 120\text{nm}$ → puissance, surface, performanc
- Travail présent : **Modélisation** (extraction de paramètres "Radiation corner").



Lateral Diffusion

SEU


TRL with delays

	area	Error rate		
		Number of errors/spill		
		0 to 1	1 to 0	All
DFF for shift register	14.4 μm ²	5.6	2.9	4.2
TRL for configuration	40 μm ²	0.082	0.04	0.06
TRL + delay	54 μm ²	0.064	0.015	0.04

Optimisation buffers & lines for 1 column of 400 pixels

LAYOUT ≡ 20 LIGNES X 20 COLONNES = 400 PIXELS

1 mm x 1 mm pitch 50µm x 50µm



Clock : length line 400 x 50 µm = 20 mm !

Correction cellule dans le code synthétisé


skew = 2 nsec (extraction totale) Wed Feb 24 16:05:14 2016 1

Optimized under Virtuoso

Do not use higher metals
(too width)

Optimum found :
buffer each 40 pixels

(The buffers are inside the pixel)




Simulation après extraction (partielle)

(@Olivier Lemaire)


IN2P3

INSTITUT NATIONAL DE PHYSIQUE NUCLÉAIRE
ET DE PHYSIQUE DES PARTICULES

WG1 : Radiation




Enrichir avec Status65nm_ap...



Recommandations analog block :

- PMOS $W \geq 300\text{nm}$, $L \geq 120\text{nm}$; NMOS $L \geq 120\text{nm}$ → puissance, surface, performanc
- Travail présent : **Modélisation** (extraction de paramètres "Radiation corner").



Lateral Diffusion

SEU

TRL with delays


	area	Error rate		
		Number of errors/spill		
		0 to 1	1 to 0	All
DFF for shift register	14.4 μm ²	5.6	2.9	4.2
TRL for configuration	40 μm ²	0.082	0.04	0.06
TRL + delay	54 μm ²	0.064	0.015	0.04



Extracted simulations & measurements frequencies

Version A


Flavours	Simulations schematic		Simulations extracted			Measurements at CERN			Measurements at LAL	
	T = +27°C VDD = 1.2V	T = - 20°C VDD = 1.2V	T = +27°C VDD = 1.2V	T = - 20°C VDD = 1.2V	T = - 10°C VDD = 1.13V	Room T° VDD = 1.2V	Room T° VDD = 1.12V	T = -10°C VDD = 1.13V	T = - 10°C VDD = 1.12V	T = - 20°C VDD = 1.12V
CKND0	887	933	502	524	462	408	352	395	398	406
INVD0	895	940	478	499	438	392	337	377	383	390
NAND4D0	869	918	483	506	435	383	322	372.5	372	380
NOR4D0	912	960	545	569	487	420	349	406	406	416
CKND4	889	936	660	691	608	645	556	630	630	642
INVD4	897	946	648	679	598	631	543	613	616	627
NAND4D4	914	969	686	726	624	658	554	623	641	655
NOR4D4	906	940	687	717	615	645	538	614.5	625	639

(Maurice, Moshine, Olivier,
Luis, Vasy, Jimmy, Abdénour)






INFN-Pavia design (& Bergamo) BGPV



Consumation minimale


Single stage with current comparator and ToT counter

LBNL design




1 of 4 in quad "analog island" of FE65_P2

FNAL design



Synchronous: resets every bunch crossin. Flash ADC

INFN-Torino design



Single stage with SAR-like ToT counter using synchronous comparator fast

RD53A chip

• MPW – Multi-Project Wafer

price ~ 90% engineering run (Full Maskset)

Mini ASIC 2mm x 2mm = 17 000€ + 1 000€

(C3) → 1 mm x 1mm = ¼ (18 000) = 5 150 €

(RD53-A) → 20 mm x 12mm ~ 500 k€

• MLM – Multi Layer Mask

• NRE (Non-Recurring Engineering)

220 k\$ / mm²


↘ wafer price ↗

2 wafers 6''
~ 40 chips

• Engineering Run


(RD53-A) → 20x12 mm² ≡ ~ 1 M€

(RD53) → 400 mm² ≡ 2,2 M€



Soumis fin de semaine dernière
Retour novembre 2017


Wafer nécessaire pour le bump bonding



Sigmatone

SEMI AUTOMATIC PROBE STATION





New 50 m2 cleanroom with acquisition of semi-automatic testing system machine. For medium or large scale testing, such as for the HL-LHC.




KEITHLEY

A Tektronix Company


Test de semi conducteur



An electronics wafer under test



Measurement from -60 °C to 300 °C







Test, caractérisation & appariement


Analogue Front End

128 col. TO (16x8)	136 col. BG-PV (17x8)	136 col. LBNL (17x8)
-----------------------	--------------------------	-------------------------


Métaux :
7 thin, 1 thick, 1 UTM, RDL + RDL



Bump bonding




Ouverture



50 x 250 μm^2
130 nm
Type FEI-4

Digital




50 x 50 μm^2
65 nm
Type RD53

analog

Digital Pixel: Regional Architecture

4-Pixel Region



low traffic on DC bus

Triggered data readout

local storage

5 ToT memory / pixel

5 latency counter / region

Read and Memory Management
 Latency counter & Trigger Management
 Hit processing
 ToT Counter and ToT Memory management

Token

Read & Trigger


hit proc.: TS/sm/big/ToT

Neighbor


- Store hits locally in region until L1T.
- Only 0.25% of pixel hits are shipped to EoC → DC bus traffic “low”.
- Each pixel is tied to its neighbors -time info- (clustered nature of real hits). Small hits are close to large hits! To record small hits, use position instead of time. Handle on TW.

Summary:


- Physics simulation → Efficient architecture.
- Spatial association of digital hit to recover lower analog performance.
- Shared resources & hit not moved around → Lowers digital power consumption.





Current scheme (i.e. "Wait Then Transfer")



1. Focus on trigger latency buffering



Scan chain control



Sortie Aurora

2.4 Gb/s
(programmable; ÷ 1, 2, 4, 8, 16)

5.12 Gb/s

2-bit


Erreur 10^{-12}

Down link control
160 Mb/s

Radiations 1GRad




Carte FE pour quad



1 stave = 13 modules

(modules : 6x 4 chips)

(quad)




Speed reducer

Optic fibre

10 (or 20) Gb/s

~ 40 m





Experiment

2 architectures possibles :


- Compteurs de latence distribués (*behavioural*)
- Zero suppress FIFO *Hit loss*

RD53A :
196 rows x 400 columns
 Soit 78 400 pixels

Core = 4 x PR = 8x8 pixels (inclut tout)



~ 40 bits par pixel dans la PR




Symbol Name	Encoding	Trigger Pattern	Symbol Name	Encoding	Trigger Pattern
			Trigger_08	0011_1010	T000
Trigger_01	0010_1011	000T	Trigger_09	0011_1100	T00T
Trigger_02	0010_1101	00T0	Trigger_10	0100_1011	T0T0
Trigger_03	0010_1110	00TT	Trigger_11	0100_1101	T0TT
Trigger_04	0011_0011	0T00	Trigger_12	0100_1110	TT00
Trigger_05	0011_0101	0T0T	Trigger_13	0101_0011	TT0T
Trigger_06	0011_0110	0TT0	Trigger_14	0101_0101	TTT0
Trigger_07	0011_1001	0TTT	Trigger_15	0101_0110	TTTT

15 patterns de commandes trigger (sur 4 Bunch Crossing ; indique quel(s) BCO est « triggered »)


(Autres)

Command	Encoding	ID/(A)ddress/(D)ata 5-bit Fields			
Reset Compteur d'Événements ECR	0101_1010	(contrôle de 8 CHIPS par câblage, broadcast)			
Reset Compteur de BC BCR	0101_1001	↓			
Glob. Pulse	0101_1100	ID<3:0>,0	D<4:0>		
Cal DIG	0110_0011	ID<3:0>,0	D<4:0>	D<4:0>	
Cal ANA	0110_0011	ID<3:0>,1	D<4:0>	D<4:0>	
WrReg	0110_0110	ID<3:0>,0	A<8:4>	A<3:0>,D<15>	D<14:10> D<9:5> D<4:0>
WrPixel	0110_1001	ID<3:0>,D<15>	D<14:10>	D<9:5>	D<4:0>
RdReg	0110_0110	ID<3:0>,0	A<8:4>	A<3:0>,0	
Sync	1000_0001_0111_1110				

configuration data[16] ←
AddCol [9]



Carte FE pour quad






1 stave = 13 modules

(modules : 6x 4 chips)

(quad)

50 Core par colonne



Down link control 160 Mb/s

Sortie Aurora
Up link
1.2 Gb/s
(programmable ; ÷ 1, 2, 4, 8, 16)

Erreur 10^{-12}

2-bit

Experiment

4 groupes : <Sync>, <Trigger>, <Command>, <Data>

Symbol	Byte 1	Byte 2	Comment
Comma	10000001	01111110	for synchronization
idle	10101010	= byte 1	no command or trigger
T0001	11010001	= byte 1	single triggers
T0010	11010010	= byte 1	
T0100	11010100	= byte 1	
T1000	11011000	= byte 1	
T1001	10011001	= byte 1	double triggers
T1010	10011010	= byte 1	
T1100	10011100	= byte 1	
T0101	10010101	= byte 1	
T0110	10010110	= byte 1	
T0011	10010011	= byte 1	
T0111	10010011	= byte 1	
T1011	10001011	= byte 1	
T1101	10001101	= byte 1	
T1110	10001110	= byte 1	
T1111	11001100	= byte 1	quad trigger
C1	10101001	= byte 1	standard commands
C2	10101100	= byte 1	
C3	10100101	= byte 1	
C4	10100110	= byte 1	
C5	10100011	= byte 1	
C6	10110001	= byte 1	
C7	10110010	= byte 1	
C8	10110100	= byte 1	
C9	10111000	= byte 1	
Payload data	01aābbccē	01ddeeēff	

$\bar{S}\bar{S}$

(6 x « 0 » or 6 x « 1 » ; le max)

(1 trame de synchro toutes les 32 trames)

15

Les **T** interrompent les data streams
Les **T** couvrent 4 BCO

dont calibration

Configurations 34 bits

Erreurs 16 bits

Warning 16 bits

Monitoring 16 bits


Data utiles (sortie) 32 bits

Profils de dopages pour calibrer les simulateurs


Deux méthodes expérimentales

- Secondary Ion Mass Spectrometry (SIMS) – GEMaC – CNRS
(concentration de dopants [at.cm⁻³] vs profondeur [nm])
- Spreading Resistance Profiling (SRP) – EAG metrology lab, U.K.
(concentration porteurs actifs [cm⁻³] vs profondeur [nm])


RD50 :
Radiation hard
semiconductor devices
for very high luminosity
colliders





SIMS





Compare with (3D) TCAD simulation for VTT



• «LGAD»



VEPIX53: Verification Environment for RD53 PIXEL chips (SystemVerilog/available: git.cern.ch/repos/VEPIX53)





TESTBENCH

- hit generation and injection
- monitoring of pixel chip input and output
- conformity checks and statistics collection
- S.E.U.


Hit : ~ 2 GHz/cm²

Readout rate (~ 4.8 Gbits/s per chip for 1MHz L1 trigger rate)

Number of active pixels per chip per event



Arithmetic compression :



Spécification	Valeur	commentaire
Sensor thickness	150 μm	
Passivation	non	HV sur les bords ?
Courant d'entré	négatif	Max avant dommages ? (high dE/dx , beam loss, ...)
MIP [électrons]	$\sim 12\,000$ (théorique)	\searrow (Small pixel et irradiation) (± 2)
Peak de Landau (MIP)	2 000 e-	Après irradiation (50 % de perte) (RD43A)
Discharge	100 ns / MIP	
Pileup	$\leq 1\%$ (\equiv return to baseline <400ns)	Hit still discharging, 10ke ⁻ , 2GHz/cm ²
Occupancy	0.2% par pixel	par BC à 3 Ghz/cm ²
Capacité	<u>100</u> - 200 fF	Edge x2
Courant de fuite (après irradiation)	<u>10</u> - 20nA	(and Edge x2)
Pixel size	50x50 μm^2	
Hit rate nominal	500 MHz/cm ²	
Hit rate Max	1-2 GHz/cm ² \equiv 0.15%/pixel/BC	4 cm ² x 1.5 GHz/cm ² x B bits, where B is the number of bits per hit pixel needed to store.
Hit loss	$\leq 1\%$ analog ($\leq 0.1\%$ digital)	
Hit loss total	<1% (efficacité 99%)	<3 GHz/cm ² >, 1MHz trigger, 10 μs latency
Max hit loss	< 0.1%	<75kHz/cm²> , 1MHz trigger, 10μs latency
Recovery après un fort signal	< 1 μs	typique

Spécification	Valeur	commentaire
Pixel size	50x50 μm^2	
Dispersion threshold (σ)	40 - 50 e^-	(100 max) tuned
Threshold fluctuation [rms]	95 e^-	Dans le temps
In time Threshold (dans les 25 ns)	600 e^- (50%) \equiv 50 μm de parcours (MIP)	Tuned, 50fF, (600 e^- \equiv 99% des particules)
Threshold temps > 25ns	1 200 e^-	Need time walk compensation or hit recovery
Noise occupancy (pixels bruyants)	$10^{-6} \equiv 0.1$ noise hit /BC/chip	50 fF load; in a 25 ns interval
ENC total	126 e^-	4.75xENC \equiv probabilité 10^{-6} (threshold)
ENC Front End	73 e^-	
Résolution mesure charge	≥ 4 bit (0.96 eff)	ou 6 bits (0.99 eff) compressés ou 8 bits programmable
ASIC size	$\sim 2.0 \times 2.1 \text{ cm}^2$	
Bump pad opening	12 μm (\emptyset)	
Interactions	25 ns	~ 200 évènements par BC
Hit time resolution	1 nsec	
L0 trigger / latency	<1 MHz > / 12.5 μs (programmable)	Digital buffering (<i>pas de tracking</i>)
Ou (L0+L1) trigger (encodage < 200ns) / latency	< 4 MHz > / 20 μs ($\leq 30 - 35 ? \mu\text{s}$ programmable)	Trigger buffer depth = 16
Consecutives trigger L0	≤ 4 dans 5 BCs, ≤ 8 dans 0.5 μs , ≤ 128 dans 128 μs	En calibration jusqu'à 16 consécutifs

Spécification	Valeur	commentaire
400 x 384 chip curent	1.4 A ?	max 2A
Puissance	<u>0.5-0.7</u> W/cm ² (1.2V – max 1.32V)	analog 4 μA/pixel, digital 4μA/pixel (max 8 &6)
Température	-40°C to +40°C	
Drift threshold	<5% / °C	
Charge perdue par le sensor	50% (minimum signal = 600e ⁻)	Après radiation
SEU tolerance, data	<0.1% hit data loss	2GHz/cm ²
SEU upset rate, full chip	<0.05/hr	1.5GHz/cm ² , MIP
SEU upset rate, affecting single pixel	<10/s/chip	1.5GHz/cm ² , MIP
<i>Threshold drift</i>	<15 e ⁻ / MRad	
<i>Threshold dispersion drift</i>	<60 e ⁻ / MRad	rms
<i>ToT drift</i>	<2% / MRad	
<i>ToT dispersion drift</i>	<0.1 MIP / MRad	rms
SEU tolerance, global config	<1 upset / 1 000 heures	2GHz/cm ² , MIP
SEU tolerance, pixel config	<100 upset / 1 heure	1.5GHz/cm ² , MIP
Total Ionizing Dose	10 MGy 1.5x10 ¹⁶ protons eq/cm ² 1 GRad /cm ²	Sur 10 ans à -15°C, au moins 500 Mrad (remplacement of layer L0)

Section efficace SEU (TSMC 65nm) $\sigma = 5.0e-14$ [cm²]





Spécification	Valeur	commentaire
Configuration débit	> 10Mb/s	effectif
Interactions	25 ns	~ 190 évènements par BC
PLL	160 MHz	Stabilité du 40MHz BC ?
Clock skew among pixels	2 ns	Mais ≠ 0
Contrôle interface	160 Mb/s (8 to 10 bit)	série
Output format	CML, SLVDS	70 ou 100 Ω ?
Débit de sortie	5.12 Gb/s	64b/66b protocol : Aurora, GBT, ...
Jitter sortie	< 100ps	
Pulse calibration (interne et externe)	500e ⁻ à 40 ke ⁻	Résolution 30-40 e ⁻ (jusqu'à 10ke ⁻)
Registres	Accès lecture /écriture	
HitOr	Coïncidences programmables	Self or specific patterns
Mesures	Assurance Qualité	À investiguer
Rendement	Redondance ↗	Dépend du RD53A
Modes	Self trigger et sans trigger. Self tests (PoR)	
Tests, Self test de la fonctionnalité?	Scan chain	À investiguer
Reset	Fonctions ?, PoR (Ident.)	(-40°C to +40°C)

Anneau de garde


Reduction des zones mortes de détection

modélisation


PLANAR



N-in-P



VTT Edgless pixel matrix



Final design

SOS-7.03.p2: CERNRDS3/RD53A @ /exp/elec/etrd53/MICRO/IPS

Server: CERNRDS3 Project: RD53A Work Area: exp/elec/etrd53/MICRO/IPS Selected: 0 Checked Out: 0

Hierarchy	Locked	Rev	Cl By	Cl Time	Change Summary
RD53_IO		2	krueger	2017/02/09 15:08:30	Auto checkin for create.
RD53_MONITORING		1	menouni	2017/02/08 17:56:19	Auto checkin for create.
RD53_PoR_ExternalCAP_v2		3	fpalomop	2017/03/02 01:49:25	Auto checkin for create.
RD53_RINGOSC_LAL		1	loddo	2017/03/20 15:45:10	Auto checkin for create.
RD53_SER_CML_Bonn		1	tianyang	2017/03/13 10:27:00	Auto checkin for create.
RD53_SEU_CPPM		1	menouni	2017/03/15 10:59:25	Auto checkin for create.
RD53_SLDO		1	mkaragou	2017/02/20 20:54:37	Auto checkin for create.
RD53_ShuntLDO2A_Testch	apradasi	7	mkaragou	2017/03/13 22:57:11	Auto checkin for create.
RD53_ShuntLDO_Testchip		1	mkaragou	2016/09/13 17:10:17	Auto checkin for create.
SEU_TESTLIB_CPPM		2	menouni	2016/11/22 11:01:28	Auto checkin for create.
SLVS_BGPV		1	elconti	2016/07/05 11:05:09	Auto checkin for create.
TMPRDESENS_CPPM		1	menouni	2017/02/02 18:00:08	Auto checkin for create.
IPs.SVM.lib~		1	fpalomop	2017/03/01 22:39:20	Initial revision.
IPs.lib		57	lugaioni	2017/03/31 12:00:14	
IPs.lib~	prin	1	prin	2017/01/20 10:06:44	Initial revision.


CLIOSOFT

Create
 Chk Out
 Chk In
 Discard
 Tag
 Diff
 History
 Sel List
 Edit
 Chat
 Update

```

## Using SSL Certificate from /Cliosoftmsrv7.cern.ch
## Getting default group to 'lsl' for user 'mohamadz', project 'RD53A'.
## Checked out license 'cli_software' for user 'mohamadz'.
** Authentication successful.
** Warning: Client and server release mismatch.
Client Release - '7.03.p2', Server (CERNRDS3) Release - '7.03.p5'.
** Warning: Client and server release mismatch.
Client Release - '7.03.p2', Server (CERNRDS3) Release - '7.03.p5'.
  
```


Editors




Tests irradiation

Petite carte

- Empreintes
- Connecteurs, câbles
- Buffer/receveur LVDS
- Matériaux (or, alu, chrome, ...
- fils



corrosion ☹️
 Halogène FR4
 Clore, Phosphate, ...
 → Céramique pure





Seal ring (non passivé)

70 μm


(Set-up, software, formation, suivi médical, accès)



Zone contrôlée




Zone surveillée (control room)





~20 m
 + test continuité

ITk implementation

Une amusoire →




Couche interne still the highest BW




1 module = 1quad

10 000 modules pixel detector
1 échelle (stave) = 78 module ?




Résistances thermique pour Quad et dual

Couches 2,3,4




Couches 5

4 FE multiplexés







« Inner Tracker »





Inner Tracker (ITK) in 2025

Inner Detector today



Total errors number vs fluence

8-17 November, not during beam , 2nd Read



Slopes relation

$$\frac{(p1)_{normal}}{(p1)_{enclosed}} = 1.099$$

SEU cross-section estimation

$$\frac{p1}{N_{latches}} \approx \sigma_{SEU}$$

$$\sigma_{normal} \approx 1.54 \times 10^{-14} \text{ cm}^{-2}$$

$$\sigma_{enclosed} \approx 1.41 \times 10^{-14} \text{ cm}^{-2}$$

CPPM data

$$\sigma_{standart \text{ flip-flop}} \approx 2.8 \times 10^{-14} \text{ cm}^{-2}$$



$$\sigma_{normal} \approx 6.2 \times 10^{-15} \text{ cm}^{-2}$$

$$\sigma_{enclosed} \approx 5 \times 10^{-15} \text{ cm}^{-2}$$


Industry offers 3-D methods

European project

institute	TSV					interconnection		wafer size	
	diameter	aspect ratio/depth	filling	pitch	type	type	pitch	diameter	
CEA Leti	30µm 40µm 60µm	1.5:1 03:01 02:01	Cu liner		from backside to M1	solder pillar (Cu- SnAg) solder bumps (Cu SnAg)	50µm 120µm	25µm 80µm	200/300 mm for TSV?
CMF/MOSIS	100µm	2.5:1 (250 µm)	Cu liner?		via middle 400µm with 0.35 µm CMOS				
EMFT	2 µm 10 µm	> 8:1 4:1 (40µm)	Tungsten Tungsten/C		4µm aspect ratio: 16:1 20 µm	SLID (SnCu)	< 30 µm	25 µm	20
IZM	15 µm large (100µm?)	50 µm	Cu filling Cu lining	30 µm	interposer large tapered (>100 µm?)	SnAg(Cu), CuSn, Au, In Au nano porous	20 µm?	10µm	
IMEC	25µm	2:1 (50µm)	Cu filling	40µm	via last	CuSn (In)	20µm (10µm?)		
	5µm	4:1 (20µm)	Cu filling	10µm	via middle (with 130nm in-house CMOS)				
VTT	60µm (top)	2:1 (120µm)	Cu lining	90µm	tapered (86deg)	SnPb, InSn, PbSn, SnAg	25µm	50µm	
T-Micro	0.5-2.8 µm (tapered) 2.5 µm	< 40µm < 55 µm	tungsten polysilicon	~10 µm	via last small via first	microbumps + adhesive	5µm	2µm	




- 4 side abutable devices
- Shrink pixel
 - Pas de wire bonds (fragile)
 - Pas de bump bonds
- **Rapidité I/O**
- **Consommation I/O**
- **Coût (réduction 40%)**






■ Interconnect ■ FE Chips ■ Sensors

Driver load: CLC (0.5 pF, 1nH, 1pF) and 100 Ω termination resistance



Bandwidth [GHz] 2.3

Rise Time [ps] 83




Instead of wire bonding, TSV could be considered in 65nm technology in chip periphery for improved the time transit. (Collaboration with the CEA LETI-Grenoble)


Services staves



DCS Concept



Sketch of the DCS components on a half stave.



Omegapix_1 **130 nm Chartered Semiconductor**
64 x 24 pixels, pas : 50µm x 50 µm

Omegapix_2 (3D) **130 nm Global Foundries**
96 x 24 pixels, pas : 35µm x 200 µm

FE-I3 (2003) **250 nm IBM**
18 x 160 pixels, pas : 50µm x 400 µm

FE-I4-B (2011) **130 nm IBM**
80 x 336 pixels, pas : 50µm x 250 µm

RD53-A (2016) **65 nm TSMC**
400 x 200 pixels pas : 50µm x 50 µm

