

R&D for a Vertex Detector suited to the ILC250 Scientific Goals & Running Conditions

M. Winter (IJCLab-Orsay, IPHC-Strasbourg)

8th France-Ukraine Workshop / IJCLab / 22 Octobre 2020



Contents

- ILC: design, status, ...
- Experimental context
- VXD requirements for physics and running conditions
- Pixel technologies developed: concentrating on IN2P3 activities
- Developments addressing detector integration
- Prospects
- *Summary*

SOURCES : Talks at VERTEX-2019 & FCCee workshops

The International Linear Collider

- **ILC** \equiv Linear e^+e^- collider anticipated to be hosted in Japan (Kitakami mountains)
 - TDR (2012), industrialisation assessed (XFEL, LCLS-II, SHINE, ...) \Rightarrow ready for preparing construction
 - 1st stage ("Higgs factory") in preparation by Japanese Gov. Discussions on-going with governments in US & Europe
ICFA \Rightarrow International Devt Team preparing Pre-Lab (202
 - $E_{cm} = 250 \text{ GeV}$, 350/380 GeV, $\gtrsim 500 \text{ GeV}$
Extensions: $\nearrow \gtrsim 1 \text{ TeV}$, $\searrow 90 \text{ GeV}$, 160 GeV
 - Polarised beam(s): typically $P_- = 80 \%$, $P_+ = 30 \%$
 - Timeline (prepa. + construct.) \Rightarrow data taking ~ 2035
 \Rightarrow **O(10) yrs available for R&D on vertex detector**
- **Updated characteristics of Higgs factory:**
(EPPSU input documents Nr.77 & 66)
 - design resumed for 250 GeV (TDR: optimised at 500 GeV)
 - $\mathcal{L}_0 = 1.35 \cdot 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$
 - Upgrades considered: $\mathcal{L}_0 \times 4$ (ILC-up)
 - \rightarrow recently $\mathcal{L}_0 \times 6$ (prelim. estimate: $< 300 \text{ MW}$, + 1 BU₂SD)



Major Aspects of the Detector Concepts


- 2 DETECTOR CONCEPTS :
 - * SiD: full silicon tracker (most compact)
 - * ILD: gaseous main tracker (TPC)

- PRIORITY: GRANULARITY & SENSITIVITY



- EXPLOIT COLLIDER SPECIFICITIES:
 - * **e^+e^- collisions:**
 - precisely known collision conditions (E_{cm} , Pol., Lumi.)
 - suppressed QCD background \Rightarrow moderate radiation level
H occur in 1% of coll. (LHC: 1 H for 10^{10} collisions)
 - \Rightarrow triggerless data taking adapted to faint & rare phenomena
 - * **beam time structure:**
 - \lesssim 1% duty cycle \Rightarrow power cycling \equiv saving \Rightarrow allows high granularity
 - \gtrsim 300 ns bunch separation \Rightarrow moderate Δt required

- AMBITIONNED PERFORMANCE HIGHLIGHTS:
 - * $\Delta_{2ryVx} < 10 \mu m$
 - * charged track rec.: $\Delta(1/p) = 2 \cdot 10^{-5} \text{ GeV}^{-1}$
 $Q_{2ryVx} \Rightarrow$ rec. $P_t \lesssim 100 \text{ MeV}$ tracks
 - * mat. budget: $\lesssim 10\% X_0$ in front of calorimetres
 - * $\sigma_E^{jet} / E^{jet} \simeq 30\% / \sqrt{E^{jet}}$ (neutral had. !) \Rightarrow PFA

SiD




ILD




Vertex Detector Performance Goals

- Vertex detector requirements governed by physics oriented parameters rather than running conditions
 - * emphasis on granularity & material budget (very low power)
 - * much less demanding running conditions than at LHC
 - ⇒ alleviated read-out speed & radiation tolerance requests
 - * ILC duty cycle $\gtrsim 1/200 \Rightarrow$ power saving by power pulsing




- Vertexing goal:


- * achieve high efficiency & purity flavour tagging
 - ↪ charm & tau, jet-flavour !!!
- * reconstruct momentum of soft tracks ($P_t < 100$ MeV)
- * reconstruct displaced vertex charge
- ↪ $\sigma_{R\phi, Z} \leq 5 \oplus 10/p \cdot \sin^{3/2}\theta \text{ } \mu\text{m}$
 - ▷ LHC: $\sigma_{R\phi} \simeq 12 \oplus 70/p \cdot \sin^{3/2}\theta$
- ▷ Comparison: $\sigma_{R\phi, Z}$ (ILD) with VXD
 - made of ATLAS-IBL or ILD-VXD pixels ↪



Motivation for High Precision Sensors





ILC/Higgs Fact.



Role of Vertex Detector: Reconstruction of τ lepton

IMPACT OF VERTEX DETECTOR ON τ RECONSTRUCTION: EXAMPLE OF ILD



- * use measurements of τ spin state in $e^+e^- \rightarrow ZH \rightarrow \mu^+\mu^-\tau^+\tau^-$ to probe the CP nature of the Higgs boson and search for BSM manifestation by investigating CP conservation in Higgsstrahlung process and Higgs decay
- * concentrate on hadronic decays of τ s (one ν only) using displaced vertex reconstruction



* D. Jeans, Nucl. Instrum. Meth. A810, 51 (2016), arXiv:1507.01700 [hep-ex]

* D. Jeans and G. Wilson, Phys. Rev. D 98, 013007 (2018), arXiv:1804.01241 [hep-ex]

Role of Vertex Detector: Impact of Spatial Resolution on b, c Tagging



- fermion-pair production at $E_{CM} = 500 \text{ GeV}$ (CLICdet vertex detector : $R_{in} = 31 \text{ mm}$)

D. Arominski et al., CLICdp-Note-2018-005, arXiv:1812.07337 [physics.ins-det] (2018)


- $\sigma_{sp} = 7 \mu\text{m} \rightsquigarrow 3 \mu\text{m} \Rightarrow$ contaminations suppressed by $\sim 20\%$ to 40% for 90% tagging efficiency

Pixel Technologies under Development

- TWO ALTERNATIVE READ-OUT APPROACHES:
 - ✧ continuous during train, possibly alternated with power cycling inbetween trains
 - ✧ delayed after end of train
- FINE PIXEL CCDs (FPCCD): delayed read-out
 - ✦ **very granular ($5 \mu m$ pitch)**
- DEPFET: continuous read-out (used in BELLE-II PXD)
 - ✦ **very low material budget (e.g. 0.19 % X_0 in BELLE-II PXD)**
- SILICON ON INSULATOR (SOI): delayed or continuous read-out
 - ✦ **2-tier process expected to allow very high density integrated μ circuits \Rightarrow pixel dim.**
- CMOS PIXEL SENSORS (CPS): delayed (Chronopix) or continuous (PSIRA) read-out
 - ✦ **exploits CMOS industry evolution (e.g. feature size \Rightarrow speed, pixel dim., stitching)**
- INVERSE LGAD:
 - ✦ **made for high resolution time stamping \Rightarrow PID**
- SYSTEM INTEGRATION DEVELOPMENTS BESIDES PIXEL TECHNOLOGIES:
 - ✧ ultra-light 2-sided ladders
 - ✧ cooling free of extra material in fiducial volume

CMOS Pixel Sensors (CPS): Main Features

- CMOS Pixel Sensors \equiv **Detector** \oplus **Front-End Electronics** in same die




CMOS Pixel Sensors: Main Features

- R&D addresses

Sensing Element



Read-Out μ circuitry



Location of Devices based on CPS (developed at IPHC)



Present R&D of Monolithic CMOS Pixel Sensors (CPS)

- ILC requirements similar to those of Heavy Ion expts

- ⇒ CPS developed for CBM expt (FAIR/GSI)
 - ≡ acts as a forerunner for ILC vertex detectors

- Main characteristics of MIMOSIS



- * TJsc 180 nm imager process with high-res ($25 \mu m$ thick) epitaxy
- * modified high-res ($25 \mu m$ thin) epitaxy ⇒ full depletion
 - ⇒ sub-ns charge collection time (+ enhanced rad. tol.)
- * 1024 col. of 504 pixels with asynchronous r.o. (ALPIDE)
in-pixel discri. with binary charge encoding
- * pixel: $27 \times 30 \mu m^2$ ⇒ $\sigma_{sp} \gtrsim 5 \mu m$ (vs depletion depth)
- * affordable hit density $\simeq 10^8$ hits/cm²/s
- * $\Delta t \sim 5 \mu s$
- * Power density $\sim 40\text{--}50$ mW/cm² (vs hit density)

- Step-1: MIMOSIS-0 proto. ≡ 1/32 slice of final sensor


- * pixel array μ circuitry validated at $5 \mu s$
- * validated rad.tol. > 3 MRad, $3 \cdot 10^{13}$ n_{eq}/cm²

- Step-2: MIMOSIS-1 full size proto.

- ⇒ back from foundry, under test




MIMOSIS-0 Test Results




MIMOSIS-1 Block-Diagramme

- Pixel array: 504 x 1024 pixels in 64 regions
- Pixel pitch: 26.88 x 30.24 μm^2
- Active area: 30.97 x 13.55 mm^2
- Chip dimension: 31.1 x 17.2 mm^2
- Integration time: 5 μs

- Pixel array:
 - Analog part of pixel similar to ALPIDE, but 2 versions
 - Digital part of pixel redesigned
 - Priority encoder: same
- Fully reworked digital part




MIMOSIS-1 (very) Preliminary Test Results




- 1st electronic noise performance evaluated at T_{room} on 128 DC pixels (1/8 row):
 - Pixel (thermal) Noise $\simeq 4.6 \pm 0.4 e^-$ ENC
 - Fixed Patter Noise $\simeq 9.4 \pm 0.6 e^-$ ENC (in-pixel discri. threshold $\sim 130 e^-$ ENC)

MIMOSIS Spin-Off: Starting Material Options




Standard (std): no full depletion



Modified (mod): full depletion, faster charge collection




Modified (mod1): full depletion, improve charge collection time in pixel corners



TCAD simulation:


Tower-Jazz 180 nm CIS
 $27 \times 30 \mu\text{m}^2$ pixels
 $3 \times 3 \mu\text{m}^2$ sensing diode

Collected charge as a function of time





- Q coll. time improved by factor ~ 10
- radiation tolerance improvement being assessed
- 1st HEP application: CBM-MVD HI expt / FAIR
- still O(10) improvement expected from smaller pixel & sensing diode

Power scheme for VTX-ILD (inner layer)




Hypothesis: 3 double sided layers (3483 cm^2), PSIRA architecture ($4 \mu\text{s} / 4 \mu\text{m}$),
 TDR background @ $\sqrt{s} = 500 \text{ GeV}$, no safety factor

Issue: Link to Forward Tracking System



Dijets at 200 GeV





- Cooling pipes introduce dead material near the IP
 ⇒ alternative (CLICdp approach) : cooled air flowing from outside through end-cap tracking sub-system & traversing vertex detector volume
 (see N. Alipour Tehrani & P. Roloff, "Optimisation studies for the CLIC vertex-detector geometry", CLICdp-Note-2014-002).
- "40° corner":
 b-tagging impacted by increased $\langle \text{distance} \rangle$ from barrel edge to 1st disk
 c-tagging suspected to be significantly more impacted: how much ?
- Other delicate areas:
 - * near the beam pipe (cone ?) ⇒ minimal polar angle intercepted (fct of outgoing BS e^{+-} cloud)
 - * distance between barrel end and first forward disk ⇒ impact on small polar angle tagging

Ultra-Light Double-Sided Pixelated Tracker Modules

General remarks:

- Double-sided ladders for
 - excellent spatial resolution (granularity, face-to-face correlation)
 - coping with very high hit densities (speed, face-to-face correlation)
- Caveate: material budget oughts to be suppressed enough
- PLUME \equiv Existing prototype, based on MIMOSIS:
 - 8 million pixels, $\gtrsim 3 \mu m$, $115 \mu s$, $0.4 \% X_0$
- 1st goal: improve r.o. speed to $O(1) \mu s$ & squeeze mat. budget to $\lesssim 0.3 \% X_0$, validate face-to-face sensor correlation
- 2ry goal: investigate wireless face-to-face signal transmission
- Possibly: investigate power pulsing in mag. field ? (tbc)




Sensor related objectives:

- Baseline MIMOSIS proto.: $\gtrsim 4 \mu m$ (tbc), $\lesssim 5 \mu s$, $\lesssim 50 \text{ mW/cm}^2$, $\gtrsim 50 \text{ MHz/cm}^2$
- Assess spatial resolution of ladder based on face-to-face correlations
- Ideally: develop mixed MALTA-MIMOSIS ladders (complicated !)

System related objectives:


- revisit structure of PLUME to compress its material budget
- investigate new materials & micro-channel cooling



Objectives of R&D in upcoming Years: Time Stamping



- Motivations for time resolution improvements:

- * minimise perturbations due to beamstrahlung e^\pm
- * 1st step: single bunch tagging
 - ↳ bunch spacing: 554 or 337 ns (fct of lumi.)
- * 2nd step: reject backscattered $e_{BS} \rightarrow \Delta t < 20$ ns
- * ultimately: allow for particle ID $\Rightarrow O(10)$ ps
 - ↳ extension to fully pixellated tracking





- R&D activities and difficulties

- * main difficulty: improve time resolution while keeping high spatial resolution (& affordable power consumption)
 - \Rightarrow 2 main options addressing single bunch tagging:
 - $< 0.1 \mu m$ CMOS process (e.g. TJsc 65 nm)
 - 2-tier Sol process
 - * e.g.: MIMOSIS may be adapted to 300 ns but granularity will be degraded in absence of smaller feature size
 - * oversized pixel dimensions (due to in-pixel circuitry) may be compensated by 2-sided impact correlations



Objectives of R&D in coming Years: Material budget reduction

- Physics perfo. limited by material budget of services & overlaps of neighbouring modules/ladders




- Contribution of sensors to total material budget of vertex detector layer is modest: 15 - 30%

- R&D objective beyond TDR/DBD concepts:**

- Innermost layer: try stitched & curved CPS along goals of ALICE-ITS3, possibly with 65 nm process
- Concept with minimised mechanical support

(e.g. using beam pipe) See Talk of M. Mager at Vertex-19, Lopud Island, Oct.'19



SUMMARY

- The requirements for an ILC vertex detector are particularly demanding in terms of spatial resolution & material budget. They are addressed with various pixel technologies by compromising the time resolution to a tolerable level (w.r.t. beamstrahlung) and exploiting the modest radiation load
- The performances achieved up to now are quite satisfactory w.r.t. DBD/TDR specs, but:
 - ✳ tension between granularity & r.o. speed (\Rightarrow occupancy) \rightarrow little safety margin
 - ✳ material budget issues (power cycling, cooling) not fully addressed \Rightarrow room for improvement
- Main present concerns, addressed by emerging R&D steps:
 - ✳ beam related (beamstrahlung) background: rate subject to sizeable uncertainties
 - \Rightarrow trend of R&D: evolve time stamping toward a few 100 ns (bunch-tagging)
 - \hookrightarrow performance perspectives depend on pixel technology: CPS, Sol ?, others ?
 - N.B.: pixel dimensions will depend on process feature size
 - ✳ material budget: reduce impact of mechanical supports and services
 - \Rightarrow industrial stitching seems promising but there are issues to be addressed soon ...
- N.B. ILC objectives overlap with those of heavy ion (collider) expts \Rightarrow shared effort possibilities ?**
- Timeline:
 - ✳ techno. choices of pixel sensors & system integration for an ILC vertex detector may still wait 5 - 10 years
 - ✳ physics performances described in TDR/DBD (2012) anticipated to improve significantly meanwhile

Issue: σ_{sp} & Δ_t in same sensor

SPATIAL RESOLUTION :

- Target value: $\lesssim 5$ to $3 \mu m$

- Function of pixel pitch

× signal charge sharing

× charge amplitude

× charge encoding (nb of bits, SNR)

Ex: $25 \mu m$ pitch × $M_{clus} = 1$ (full depletion, $\theta \sim 90^\circ$)

$$\Rightarrow \sigma_{sp} \simeq 7 \mu m !$$

- Correlation with read-out speed:

$\Delta_t \simeq$ few ns imposes fast charge collection

(full depletion, large collection diode, ...)

\Rightarrow charge sharing suppressed

- Tension mitigated IF $\Delta_t \gtrsim 100$ ns


TIME STAMPING :

- mainly dictated by beam related background rate (similar at ILC & FCCee)

- $\sigma_t \lesssim 1 \mu s \Rightarrow$ hit rate \sim few $10^{-4}/cm^2/s$ × safety factor (e.g. 3-5)



\Rightarrow pixel array occupancy $\sim O(10^{-3})$ at ILC250 & FCCee \Rightarrow Affordable !

Mimosa resolution vs pitch



Large Prototype FPCCD test status


Large prototype die size is 62.4 X 12.3, that is similar size of FPCCD VTX detector 1st layer sensor.



CCD clock : P1H/P2H/P1V/P2V
 Input capacitances are large, 10nF~100nF.
 It's important to manage clock cabling. In our test bench, 9 twisted-pare are paralleled for each clocks. $Z_0 = 11\sim 12$ [ohm]

LargeCCD	DUT:CPK1-14-CP01-08				ASIC ch.
	V. pix. size	H. pix. Size	Horizontal num. pixel	Vertical num. pixel	
OS8	6 x 6	6 x 6	10400	255	ch1
OS7					ch2
OS6	6 x 6	6 x 12	10400	254	ch3
OS5					ch4
OS4	8 x 8	8 x 8	7800	191	ch5
OS3					ch6
OS2	12 x 12	12 x 12	5200	127	ch7
OS1					ch8

Photo Image test, read out 0.625Mpix/sec





Large prototype CCD is working except ch7 and ch8, of which H. pix size 6 x 6 μm^2 .
 We are working on Fe55 radiation test, and to raise the readout speed up to 10Mpix/sec.

Sol Development (1/2)

SOFIST: SOI Fine measurement of Space and Time


KEK, U Tsukuba,
Tohoku U.

Each pixel records multiple hit data (charge and time) to read between beam train



Spatial resolution of 20 μm pixel V1 sensors measured in a beam. (X and Y directions)
Values for 100 μm depletion depths are shown


タイムスタンプの分解能
SOFIST ver.2 #1 and #2



Intrinsic resolution: $2.19/\sqrt{2} \sim 1.55 \mu\text{s}$

Timestamp difference of two V2 chips measured in a beam. Precession of 1.55 μs is obtained for 500 μs gate width

V4: first SOI 3D stack (see next page and Tsuboyama presentation)



Hit distribution to β source (top truncated)
0-hit corresponds to 0.04% of failed contact


SOI development at IPHC

New features available in the SOI technology


- Double tier “3D” – 5 μm pitch bonding *NIMA A 924 (2019) 422–425*
- Pinned photo-diode – *doi : 10.3390/s18010027*

Prototyping at IPHC

- Developed a Digital Library in cooperation with KEK
- Submitted two sensors in the last MPW run
 - Digital – for the Digital Library characterization
 - Analog



300 μm thick - 6x6 mm²



Analog Sensor features:

- Pixels in 18 μm pitch
- Matrix of Mimosi pixels
- New amplifier architecture
- Pixels with different collecting diodes



Study:

- Charge collection & Timing
- Radiation damage influence

Perspectives

- 20 x 20 μm^2 Mimosi pixel with a digital tier on top
- Assembled structure thinned down to \sim 50 – 75 μm


Next MPW submission in May 2020

Power Consumption of MIMOSIS-1 (1/2)

- Analogue Power: 30 mW (analogue pixel+PLL+DAC+ analogue buffers)
- Total Power = Analogue Power + Digital Power
- Total Power Density 1= Total Power/5.33 cm² (total surface)
- Total Power Density 2= Total Power/4.20 cm² (active surface)
- Power consumption with 8 outputs


	1 pixel/frame	~260 pixels/frame	~520 pixels/frame	~640 pixels/frame	1 pixel/frame 2 outputs
Digital Power mW	150	175	195	200	110
Total Power mW	180	205	225	230	140
Total Power Density 1 mW/cm ²	34	39	42	43	27
Total Power Density 2 mW/cm ²	43	49	53	55	34

Power Consumption of MIMOSIS-1 (2/2)




Ex: DEPFET Potential Approach for Shorter Integration Time

- DEPFET pixels ($50 \mu\text{m}$ pitch, $20 \mu\text{s}$ r.o.) equip the PXD detector of BELLE-II




PXD2019

- : 1000 DCD channels
- : 192 SWB channels



90° turn: 3x speed

- : 3072 DCD channels
- : 62 SWB channels



2x smaller pixels in Z another 2x occupancy

- : 6144 DCD channels
- : 62 SWB channels

Another 2x possible with faster DCD! \rightarrow 12x improvement in occupancy, $\sim 3\mu\text{s}$ per frame in reach

courtesy of Laci Andricek

The ILD Collaboration (70 Institutes)

